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Abstract
A prototype of a new kind of silicon pixel sensor is studied in this work: the APiX (Avalanche
PiXel sensor). The device, formed by two vertically-aligned pixel arrays, exploits the coincidence
between two simultaneous avalanche events to discriminate between particle-triggered detections
and dark counts. A proof-of-concept two-layer sensor with per-pixel coincidence circuits was
designed and fabricated in a 150 nm CMOS process and vertically integrated through bump
bonding. The sensor includes a 48 x 16 pixel array with 50 µm x 75 µm pixels.
APiX is made of an array of avalanche pixels, that has been designed in a 180 nm CMOS
process with high voltage (HV) option. This is a single poly, up to six metal technology. The
array includes sensors with a pitch of 50µm×100µm, different size (20µm×20µm, 30µm×30µm
and 45µm×43µm) and based on different process layers. Different versions of the front-end
electronics, implementing a passive or active quenching technique to suppress the avalanche,
have been monolithically integrated in the same substrate as the detector.
The main purpose of this work is to investigate the characteristics of the technology in view
of the fabrication of a dual-tier, low material budget sensor for charged particle detection and
present the results from the chip characterization in terms of front-end electronics functionality,
dark count rate, breakdown voltage, optical cross-talk, quantum efficiency and tracking efficiency
with ionizing particles.
Keywords: APD, SPAD, APIX, noise and particles characterization.
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Chapter 1
Introduction
Semiconductor detectors are widely used in particle, nuclear and medical physics. This thesis
work focusses on monolithic detectors for tracking and imaging. Pixelated solid state devices
can have very high spatial resolutions O(micron) but need quite complicated and costy front-end
and readout electronics. These detectors are made by electronically independent units, called
pixel. Recently new kinds of pixelated devices for tracking and imaging were proposed which
are based on avalanche diode pixels (APD) as elementay units. Here we studied a new device
type, based on APD working in geiger mode.
Avalanche photodiodes (APDs) are p-n, p-i-n o metal-resistor-semiconductors (MRS)[20]
junction, biased near the breakdown voltage. The I-V characteristic is the same as a normal
diode, like figure 1.1. For a short time, before injection of the first carrier into the diode’s deple-
tion region, the diode will operate with a voltage above the breakdown voltage, with only leakage
current flowing through the junction. The injection of an ionizing carrier into the depletion region
creates a self-sustaining avalanche of carriers [8].
Figure 1.1: Characteristic of a ideal p-n junction in steady state. [8]
For single photon measurements avalanche photodiodes can be used. That devices are called
Single Photon Avalanche Diodes (SPAD). These are specifically made for operating as single
photon detectors. Often, they are developed in silicon [6]. Because of the actual know-how
in microelectronics an lithography, the research can improve SPAD performance, using diverse
architectures.
The fundamental principle of SPADs is the photo-ionization or charged-particle ionization
generation. We can say that when a ionizing radiation enters into the active area of the SPAD,
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the scattering of this radiation with the semiconductors lattice generates a e-hole couple, which
is accelerated due to the high electric field imposed by the external bias voltage. The accelerated
drift of carriers produce the impact generation and drifting of new ones, that create a current
spike.
Figure 1.2: Multiplication and drift regions shown on a p+-n CMOS chip, with the relevant depletion layer and
multiplication and drift regions [8]. The figure is not in scale
This phenomenon is generated into the depletion region. For example in figure 1.2 is shown
the section of a p+-n CMOS junction. Due to the high doping level, the depletion region is
approximately contained only in the n-doped semiconductor. A SPAD depletion layer can be
separated in two parts: the drift region, where the expected carrier generation is negligible; and
the multiplication region, where nearly of all of the impact ionization takes place. Qualitatively
the multiplication region is defined as the smallest possible region with 95% of carrier generation
[8]. Ignoring the depletion layer of p-n junction of the substrate, in figure 1.2 we can note that
the depletion layer is extended from z0 to z1, the multiplication region is the first third of the
layer and the rest is the drift region. Carriers entering from the substrate junction will be swept
toward back, and then they not cause ionization since the well-substrate junction’s Vbd is larger
than that of p+-n well due to the smaller doping in the substrate.
The distinction between the drift and the multiplication regions is important. In fact, if the
drift region is quite large, the charge is generated uniformly in the volume, creating a so called
space-charge-resistance, and introducing a consistent timing response uncertainty.
The size of multiplication region is important for simulations of generation of avalanches and
their propagation and, as a consequence, to predict and develop figures of merit of the detector[8].
Although, the main limit of SPADs detectors in the presence of high-frequency noise back-
ground. Pancheri et al [11] has develop a new Geiger-mode SPAD detector, called APiX, based
on the vertical integration of avalanche, pixels connected in pairs. Those pixels operates in co-
incidence in fully digital mode and with the processing electronics embedded on the chip. The
APiX sensor addresses the need to minimize the material budget and related multiple scattering
effects in tracking systems requiring a high spatial resolution in the presence of a large occupancy.
Let now focus on the breakdown process simulation, photo-ionization and charged-particle
ionization, analyzing cross sections and features of some simulation and results collected in
literature.
1.1 Breakdown simulations
APD and SPAD requires an accurate modeling of semiconductor properties at high electric
fields. Fine tuned models for impact ionization and other recombination and generation processes
are needed to correctly predict the device breakdown voltage and dark count rate.
Breakdown simulation is necessary to simulate the photon detection probability, by estimating
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quantum efficiency and breakdown probability [15].
CMOS SPADs and APDs have a breakdown voltages near 20 V, so the high-field region width
is typically in order of 1µm or narrower and the peak electric field is larger than 5× 105V/cm.
Hayat [9][18] introduced a procedure to estimate the multiplication gain and excess noise factor
of avalanche, based on a non-local model. This model was extended to estimate the breakdown
probability in Geiger-mode and was applied to devices fabricated in silicon III-V semiconductors.
A series of device simulations were performed for both types of the device. The SPAD’s
structure for this simulation is simplified. The structure is shown in figure 1.3. The p+/n-well
SPAD is also modeled with an asymmetric abrupt junction. As the n-well doping is not constant,
this assumption can lead to some innacurancy in the simulation[9].
Figure 1.3: Simplified 1-D models used in device simulations[15].
The first quantity simulated is the breakdown probability using the local model. This model
focuses in the avalanche generation using a probability density functions of avalanche triggering,
one for electrons and one for holes.
An electron located at a position x has a probability Pe(x) to trigger a breakdown event. Simi-
larly, Ph(x) is the probability of holes to trigger an avalanche. The breakdown probability Pb(x)
respect the conditionate probability theorem[15][8]:
Pb(x) = Pe(x) + Ph(x)− Pe(x)Ph(x) (1.1)
For Hayat and McIntyre[8][9][18], the trigger probability can be obtained by a controlled diffusion
equation [8][15]:
dPe
dx
= −(1− Pe)αe[Pe + Ph − PePh], (1.2)
dPh
dx
= (1− Ph)αh[Pe + Ph − PePh], (1.3)
where αe and αh are the ionization rate for electrons and holes, described in section 1.2. The
boundary condition is that Pe(W ) = 0 and Ph(0) = 0. In this case, however, the electric field
can exceed the peak of 5× 105V/cm, the upper limit described in the first chapter[22].
The results (figure 1.4) show that the model are in agreement to Okuto’s empirical expressions[15]
and Fishburn’s argumentation, which says that the drifting region the in the first 30% of the
total length (red line) of the depletion layer[8].
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Figure 1.4: Breakdown probability simulation, using parameter from [15], green is for holes and yellow from
electrons. The composed probability is the blue line.
The second step of the simulation is to obtain of breakdown probability and breakdown
voltage. To obtain this parameter we are using the dead-space model, created by McIntyre and
used for some structure by Hayat [9]. The APiX case is simulated by Pancheri et al. [15].
In dead-space model, an electron (hole) ha to acquire an energy at least equal to electron
(hole) ionization threshold energy of the material Eie (Eih) in order to be able to generate an
electron-hole pair by impact ionization. The electron (hole) has to travel a dead-space de (dh)
before being able to cause impact ionization. Electron and hole dead spaces are related to the
electrostatic potential ψ(x) in the space-charge region using the relation:
ψ[x+ de(x)]− ψ[x] = Eie
q
(1.4)
ψ[x]− ψ[x− dh(x)] = Eih
q
. (1.5)
Considering an electron generated in x, the probability density function of the distance ξ to
the first impact ionization is he(ξ|x) = 0 for ξ < de and, for ξ > de:
he(ξ|x) = αe(x+ ξ)e−
∫ ξ
de(x)
αe(x+y)dy. (1.6)
Similarly for the hole: hh(ξ|x) = 0 for ξ < dh and
hh(ξ|x) = αh(x− ξ)e−
∫ ξ
dh(x)
αh(x−y)dy (1.7)
for ξ > dh. The probability PZ(x) that an electron generated at x originates a finite number of
carriers is related to Pe(x) by the relation:
PZ(x) = 1− Pe(x), (1.8)
and, in the same way for holes, we have PY (x) = 1+Ph(x). in the end the breakdown probability
becomes Pb(x) = 1 − PZ(x)PY (x). PZ and PY (x) can be estimated by resolving these integral
recursive equations:
PZ(x) =
∫ +∞
W−x
he(ξ|x)dξ +
∫ W−x
0
P 2Z(x+ ξ)PY (x+ ξ)he(ξ|x)dξ (1.9)
PY (x) =
∫ +∞
x
hh(ξ|x)dξ +
∫ x
0
P 2Y (x− ξ)PZ(x− ξ)hh(ξ|x)dξ (1.10)
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Figure 1.5: Simulated electric field, dead spaces and breakdown probabilities at VE = 2V . Left: p+/n-well.
Right: pwell/n-iso[15].
SPAD type p+/nwell pwell/n-iso
nwell doping 6.2× 1016cm−3
grading coefficient 3.7× 1021cm−4
p neutral region width XP (µm) 0.05 0.63
n neutral region width XN (µm) 0.10 0.18
Simulated VB (V) 16.6 23.7
Simulated temperature profile(V/K) 0.0099 0.0132
Table 1.1: Summary of SPAD model parameters and simulation results[15].
Pancheri et al[15] simulates the breakdown voltage of abrupt and linearly graded junctions
with different doping concentration and grading coefficient, in cases of only electron and only
hole injection. They obtains good agreement with their experimental data. The parameter used
for their simulation and results are summarized in figure 1.5 and table 1.1.
1.2 Impact ionization
Let now focus on the basic phenomenon, which is used for avalanche photodiodes: impact
photoionization and charged particle ionization.
First of all let analyze the many-body problem, using Hartree-Fock approximation, and then
the application to the diode.
With this brief discussion we want to have the first indication to calculate some of most
important figure of merits, that will be discussend into the next chapters.
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1.2.1 Many-body problem for photoionization.
This method for the molecules photoionization is theoretical interesting for the application of
Hartree-Fock approximation and frozen core one 1, used for many-body fermionic system. This
well-know approximation is derived by the mean-field approximation for many-body systems.
Like many body problems, the procedure used to solve it is to find the mean-field potential
and the residual interaction potential.
When the interaction equation is find, the solution is find in iterative way, and all the parameters
are tabulated by Lucchese et al. [12] [13].
Let start to consider a system composed with general molecules in steady-state, molecules’
electrons and an incident photon. The Schrodinger equation is characterized by the exchange-
static potential. The electron momentum term and the orbital kinetic term. Of course, the wave
function is related to the polarization of input photon and its momentum ~k:[
−1
2
∇2 − 1
r
+ V (~r)− k
2
2
]
ψ
(±)
~k
(~r) = 0, (1.11)
where V is the exchange potential. In the frozen core Hartree-Fock the hyptothesis is that the
final state of the electron is described by a single electronic configuration, so an orbital. For this
reason the solution is imposed in this form:
ψ
(±)
~k
(~r) =
√
2
pi
∑
l,m
ile±iσl
Fl(γ; kr)
kr
Ylm(Ωrˆ)Y
∗
lm(Ωkˆ). (1.12)
Fl is determined by an equation of the many-body Columbian problem:(
−∇
2
+
Z
r
)
ψ~k(~r) =
k2
r
ψ~k(~r), (1.13)
and the solution is well-know: in fact, denoted ρ = k~r and η = Zk , the solution is dependent to
the function ω:
ψk(~r) =
1
(2pi)2/3
1
r
∞∑
l=0
4pi(−i)lω(η, ρ)Y ml (~r)Y ∗ml (kˆ); (1.14)
and, placing 1.14 in 1.13, we obtain the equation:
d2ωl
dρ2
+
(
1− 2η
ρ
− l(l + 1)
ρ2
)
= 0. (1.15)
The final result of this equation is the Columbian function
Fl(η; ρ) =
2le−piη/2|Γ(l + 1 + iη)|
(2l + 1)!
ρl+1e−iρM(l + 1 + iη, 2l + 2,±2iρ), (1.16)
where M is the ipergeometrical confluent function 2.
Let return on the original problem and rewrite the equation 1.11 in Lippman-Schwinger for:
ψ
(±)
k = ψ
c(±)
k +G
c(±)ψ(±)k , (1.17)
1 The Hartree-Fock frozen core approximation use a particular exchange potential for electrons: where Z is
the atomic number, ri the distance from the origin rij the mutual electron distances and ψj the j-electron wave
function.
2 The ipergeometrical confluent function is the solution of the equation like:
z
d2ω(z)
dz2
− (b− z)dω(z)
dz
− aω(z) = 0.
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where Gc(±) is the Coulomb Green’s function. Eigenvalues and eigenfunctions are determined
considering the previous equation. Of course the solutions founded, for Hartree-Fock approxi-
mation is a parametrization of Slater determinant:
ψk =
1√
2
|φ1αφ1β...φnαφkβ| − |φ1αφ1β...φkαφnβ|; (1.18)
δψk =
1√
2
|φ1αφ1β...φnαδφkβ| − |φ1αφ1β...δφkαφnβ|, (1.19)
minimized using the variational method [13]. At the end, let define the dipolar Matrix in both
positional and momentum representation:
IL~k,nˆ =
√
|~k|
〈
ψk
∣∣∣~r · nˆ∣∣∣ψ(−)〉 ; (1.20)
IV~k,nˆ =
√
|~k|
E
〈
ψk
∣∣∣~∇ · nˆ∣∣∣ψ(−)〉 . (1.21)
that results can be expanded using atomic armonic functions:
IL,V~k,nˆ
=
√
4pi
3
∑
l,m,n
IL,Vl,m,nY
∗
l m(Ωkˆ)Y
∗
ln(Ωnˆ) (1.22)
Lucchese et al shows that the cross section is related to the dipolar matrix and angular distri-
bution of lattice’s scattering centers;
dσL,V
dΩkˆ
=
σL,V
4pi
[
1 + βL,V
kˆ
P2(cosθ)
]
(1.23)
where βL,V
kˆ
represent the asymmetry parameter of distribution of scattering centers, dependent
by
∣∣∣IL,V~k,nˆ ∣∣∣2 [13], and P2(cosθ) the second order Legendre polynomial of the cosine of the angle
between kˆ and nˆ. In the same way we can obtain the differential cross section related to a
diffused source:
dσL,V
dΩkˆ
=
σL,V
4pi
[
1 + βL,Vnˆ P2(cosθ)
]
. (1.24)
In particular of silicon [13] there is the transition:
([Ne]3s23p2)SL+ hν → ([Ne]3s23p1)S′L′ + e−(~k),
using the previous iterative variational method we obtain[13]:
σν = σ[αx+ (β − 2α)xs+1 + (1 + α+ β)xs+2] ∗ 10−18cm2, (1.25)
where x = λ2piνS
′L′, λ is the photon wavelenght and ν the frequency correlated to ionization
threshold. Coefficient α ,β and s are tabulated in [3].
In the exposition of the derivation of the photo-ionization cross-section, there is no hypothesis
about the crystalline lattice or the impurity, ect...
For this reason in the next paragraph is analyzed the determination of the ionization rate
parameter, used to derivate some features of diodes.
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1.2.2 Ionization rates for p-n junction.
Let analyze the problem of the ionization rate of p-n junction.
Firstly we have to give a profile for impurities. Overstraeten et al [22] considers that the
profile of impurities is approximate by exponential distribution:
N(x) = Ns[exp(−x/λ)− 1] := Ns[exp(−z)− 1] (1.26)
and the ionization ratio γ = αpαn depend on electric field
~E from electron and hole initiated
multiplication factor of the diode. As well as, the last hypothesis consists on that the ionization
rates αp and αn are assumes constants. The profile of the probability of ionization is dependent
on the electric field, respecting the Chynoweth’s law:
α( ~E) = α∞e
− b|~E| (1.27)
where α∞ and b are determined using a properly diode model. Let us consider a reverse biased
junction, shown in the figure 1.6. The origin of the x-axis is taken at the junction. The boundaries
Figure 1.6: Diode model and symbols used for the calculatation of the multiplication factors.
of the depletion layer are respectively xn and xp. The total voltage across the junction is:
V = Va + Vd, (1.28)
where Va is the external applied voltage and Vd the build-in ptential. The sign convention for
Va used is that it is positive for reverse bias. The minority carrier currents are referred to as
Jpn, the hole at xn and Jnp, the electron current at xp respectively. For qV = q(Va + Vd) much
larger than the threshold energy for ionization i, the electrons and holes ionize, resulting in an
increase of Jpn to Jpp at xp and of Jnp to Jnn at xn. Since for Va = 0 the total voltage across
the junction correspond to an energy, qVd, which is smaller than the threshold energy i, there
is no ionization.
The multiplication factor at reverse voltage V may be defined and is calculated[22], defining
k = Jnp/Jpn:
M(V ) =
J(V )
J(Vd)
=
Jnn + Jpn
Jpn + Jnp
=
Jpp + Jnp
Jpn + Jnp
=
=
e−
∫ xp
xn
(αn−αp)dx + k
(1 + k)1− ∫ xpxn αne∫ xpxn (αn−αp)dx′dx = (1.29)
=
ke−
∫ xp
xn
(αn−αp)dx + 1
(1 + k)1− ∫ xpxn αpe∫ xpxn (αn−αp)dx′dx. (1.30)
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For the superposition principle, we can note that there is a simplest way to calculate the multi-
plication rates is to calculate that in pure electron or hole injection cases. For pure hole injection
k = 0, and as a consequence:
1− 1
Mp(V )
:= Φp(V ) =
∫ xp
xn
αpe
∫ xp
xn
(αn−αp)dx′dx (1.31)
and, for pure electron injection (k → +∞):
1− 1
Mn(V )
:= Φn(V ) =
∫ xp
xn
αne
− ∫ xpxn (αn−αp)dx′dx, (1.32)
where Mn(V ) and Mp(V ) are the multiplication factors, Φp and Φn the reduced ones. To
determinate the ionization rate we have to determinate the diode parameter (xn, xp and ~E(x, V ))
and then the multiplication parameters using the ionization integrals 1.31 and 1.32.
To calculate the electric filed and the boundaries of the depletion layer we have to solve
the Poisson equation of this system. A double integration of the Poisson equation yields the
following set fo two equation in reduced partial widths zp and zn of the depletion layer:{
F (zn) = F (zp)
e−zn(zp − zn − 1) + e−zp − (zp−zn)
2
2 = v
, (1.33)
where3:
F (z) = e−z + z − 1; (1.34)
v =
Va + Vd
λE0
; (1.35)
E0 =
qλNs

. (1.36)
Knowing Ns and λ, the parameters of the diode are obtained by numerical solving of 1.33. The
electric field is given by:
E(z) = E0[F (zn)− F (z)] (1.37)
and the maximum value of this field is:
Em = E0F (zn). (1.38)
Going back to the original coordinate x = zλ, we obtain the required boundaries of the
depletion layer and electric field. The experimental method to derive impurities parameters and
Vd is the measurement of the capacitance, discussed later [22].
The determination of ionization ratio γ is determined by equations 1.31 and 1.32. The threshold
of ionization impose that the distance xp − xi covered by the electron current Jnp injected into
xp before ionization, referred to figure 1.7, is given by:
ψ(xi)− ψ(xp) =
∫ xp
xn
E(x)dx =
i
q
, (1.39)
with ψ is the crystal potential. The holes injected from left to right at xi generate e-hole pairs by
secondary ionization and increase the electron current at xi. At the and for some manipulation:
γ =
Mp(V )− 1
Mn(V )− 1 (1.40)
Finally, all parameters of silicon ionization rate are measured and tabulated[22]. This results are
used during this work and are showed in figure 1.8. Now we have to focus on how to control the
avalanche and the specific use of a SPAD.
3q is the electronic charge q = 1.6 ∗ 10−19C and  is the electric permeability of silicon: 1.04 ∗ 10−12F ∗ cm [22]
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Figure 1.7: Model of the calculation of the influence of the threshold energy i on the charge multiplication.
Figure 1.8: Results obtained by Overstraeten et al. for ionization rates αn and αp [22].
1.3 Simple circuit implementation: Recharge and quenching
There are some features and parameters to control in SPAD managing, during measurement.
First of all we have to control current, because the heat dissipation of the component can damage
the diode. Also we have to control the correlated noise, so the applied voltage would be restored
rapidly. For this reason there is the necessity of quenching and recharging circuits.
1.3.1 Recharge circuits
For the components chosen, to insert in the box in figure 1.10, which can be used for the
recharge, there are two types of recharge circuits: active and passive.
As a passive recharging circuit, we can use a simple resistor. The resistor must be large to
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Figure 1.9: General recharge circuit, where the recharge element is represented by the Rec. box. In the figure
there is also the comparators output.
challenging the space-charge effect resistance. There are disadvantages with passive circuits,
because the restoring time is not brief, consequently the dead time of this detector will become
too long. For high events rates an avalanche can occur before the diode is completely recharged
[8]. In figure 1.10 we note that the timing distortion becomes if the avalanche does not recharged
properly and the bias voltage is not correctly restored .
Figure 1.10: A passive recharge circuit normally outputs rising edges, detected by the output if they cross the
threshold during the rising (left). If the rate of the events becomes high, the bias voltage cannot be
restored, giving a frozen high level (right).
There is also mentioned in literature the possibility of active recharge circuits [8]. The
idea is to place a transistor in series with the SPAD use it like an high-impedance switch. The
timing responce can be better using a feedback recharge-quenching circuit, creating a monostable
element into the detector front-end.
An active recharge gives more saturation behavior when the rising edges in the output pulses
are being counted, since the number of pulse will saturate with active recharge, but with passive
recharge the number of rising edges will decrease at same point, as figure 1.10 shows.
1.3.2 Quenching circuits.
In addiction to recharge, this architectures also aid in quenching avalanche before completion
by sensing avalanche onset and aiding in quenching too.
Circuits that quenches avalanche and the resets the bias voltage plays a key role in SPADs
detector performance. Like recharge elements, there are two type of quenching circuits: active
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and passive.
Passive-quenching circuit (PQC). PCQ is a simple circuit used for the quench. Seeing
the model in figure 1.11, the SPAD is reverse biased through a high ballast resistor RL of 100
kV or more, Cd is the junction capacitance (typically ,1 pF), and Cs is the stray capacitance
(capacitance to ground of the diode terminal connected to RL, typically a few pF ). The diode
resistance Rd is given by the series of space–charge resistance of the avalanche junction and of
the ohmic resistance of the neutral semiconductor crossed by the current. The Rd value depends
on the semiconductor device structure: it is lower than 500 V. Avalanche triggering is equivalent
Figure 1.11: Basic PQC’s: (a) configuration with voltage-mode output, (b) configuration with current-mode
output, (c) equivalent circuit of the current-mode output configuration. The avalanche signal is
sensed by the comparator that produces a standard signal for pulse counting and timing.[4]
to close the switch on the circuit in figure 1.11(c) creating a current spike. If Id(t) and Vd(t) are
diode’s current and voltage transients:
Id(t) =
Vd(t)− Vbd
Rd
:=
Vex(t)
Rd
. (1.41)
When the event is triggered,the avalanche current discharges the capacitances so that Vd and Id
exponentially fall toward the asymptotic steady-state values of Vf and If :
If =
VA − VB
Rd +RL
' VE
RL
, (1.42)
Vf = VB +RdIf . (1.43)
The approximation is justified since it must be RL  Rd, as shown in the following. The
quenching time constant Tq is set by the total capacitance Cd+Cs and by Rd and RL in parallel,
i.e., in practice simply by Rd,
Tq = (Cd + Cs)
RdRL
Rd +RL
' (Cd + Cs)Rd := Tr. (1.44)
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If If is very small, Vf is very near to VB. When the declining voltage Vd(t) approaches VB, the
intensity of Id(t) becomes low and the number of carriers that traverse the avalanche region is
then small. Since the avalanche process is statistical, it can happen that none of the carriers
that cross the high field region may impact ionize.
The probability of such a fluctuation to zero multiplied carriers becomes significant when the
diode current Id falls below <100 µA, and rapidly increases as Id further decreases[4]. The pres-
ence of the parasitic capacitances gives a dead time to recovery system, which is in microsecond
range typically. As the recovery starts, the diode voltage Vd rises over Vbd. if a photon arrive
during the recovery the triggering probability is low, but during the last part of the restoring
process, the event triggering becomes possible.
The output pulse has the amplitude:
Vu = (VA − VB − IqRd) Rs
RL +Rs
' VE Rs
RL
(1.45)
A drawback of the voltage-mode output is that the detector timing performance is not fully
exploited, because of the intrinsic low-pass filter with time constant Tq that acts on the fast
current pulse to produce the voltage waveform.
The energy Epd dissipated in the SPAD during an avalanche pulse corresponds to the decrease
of the energy stored in the capacitance Cd + Cs:
Epd =
1
2
(Cs + Cd)(VB + VE)
2 − 1
2
(Cd + Cs)V
2
B ' (Cd + Cs)VEVB. (1.46)
The dissipation therefore depends not only on excess bias voltage VE and total capacitance
Cd + Cs, but also on breakdown voltage VB. At moderate total counting rate nt, the mean
power dissipation is given by ntEpd and may cause significant heating, particularly in SPAD’s
with high VB.
It is worth stressing, however, that PQC’s are fairly safe for SPAD’s, since they inherently avoid
excessive power dissipation. At higher nt values, the dissipation rise is limited by the increased
percentage of small-pulse events; at very high nt, the limit dissipation corresponds to the product
of latching current Iq and breakdown voltage VB.
Active Quenching circuits(AQC) To avoid drawbacks and damages to SPAD’s, active
quenching approach is a good solution. The basic idea was simply to sense the rise of the
avalanche pulse and react back on the SPAD, forcing, with a controlled bias-voltage source,
the quenching and reset transitions in short times. The basic principle is that the rise of the
avalanche pulse is sensed by a fast comparator whose output switches the bias voltage source to
breakdown voltage Vbd or below. After an accurately controlled hold-off time, the bias voltage is
switched back to operating level. A standard pulse synchronous to the avalanche rise is derived
from the comparator (figure 1.12) output to be employed for photon counting[4]. For a complete
exposition we have to say that there is the possibility to create a mixed active-passive quenched
circuit, like the example in figure 1.13.
The most important feature of this kind of circuit is the possibility of miniaturization, using
CMOS lithography.
In the next part is shown how to create a SPAD CMOS implementation, and a brief analysis of
problems and solutions during the construction process.
1.4 CMOS implementation for SPADs: pixel detectors
The implementation in CMOS technology permits to create miniaturized system of SPAD.
This technology also permit to create embedded front-end circuitry (recharge and quenching
circuits). For this reason, we have the possibility to create a matrix of this fundamental unit,
composed by the diode and the front-end circuit, such as a pixel.
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Figure 1.12: Simplified diagram of the basic active quenching circuit configuration with opposite quenching and
sensing terminals of the SPAD. The network in the dotted box compensates the current pulses
injected by the quenching pulse through the SPAD capacitance, thus avoiding circuit oscillation.
The voltage waveforms drawn correspond to the circuit nodes marked with the same letter.[4]
Figure 1.13: Example of mixed active-passive quenching circuit [4].
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On the other side, there are two features to manage during the measuring activities and
developing. First of all we have to consider the containment of the avalanche into the active
area, and then the reduction of the cross-talk between neighbor pixels.
Referred to figure 1.14, when the first avalanche filament is created. The strong carriers con-
centration gradient drives a lateral diffusion. Few carriers diffuse and in turn starts avalanche
multiplication in the sheath surrounding the filament, becouse of the high gradient region out-
wards. Lateral diffusion then occurs at the new outer edge of the current, and this phenomenon
propagates[5]. In the end there is the necessity to separate the active region by the surrounding
areas. The structures responsible for this separation is called guard ring. After the implantation
Figure 1.14: Sketch of phenomena that support lateral propagation of the avalanche current started by a photon:
(a) lateral diffusion of carriers assisted by avalanche multiplication; (b) absorption within the detector
area of photons emitted by hot carriers in the avalanche current.[5]
of doped semiconductor; if the guard ring is not present, the high curvature of the edge will
cause the premature breakdown, which reduce the active region. Some SPADs do use virtual
guard ring, with a look of an extra implant creating doping differences between the structure’s
outer edge and active region; or real guard rings. The guard ring’s implementation introduce
new constraints in the SPAD design.
The planar SPAD is the only architecture compatible with the standard CMOS processes.
Planar SPADs have a depletion layer that is hundreds of nanometer to several micrometer thick
[5]. Because most modern CMOS processes use p substrate, a straight-forward SPAD uses the
n+ diffusion implant to generate an n+-p junction, with a shallow n-well forming the guard ring.
Using a deep n-well isolates SPAD from substrate noise, since the substrate and the deep well
form an additional junction that will prevent free carriers in the substrate, which often have a
long mean free path, from diffusing into the junction itself. Due to the doping concentration
and implant depth in CMOS processes, the depletion layer of implemented SPAD have narrowed
and thus a major contribution to noise due to the tunneling. As well as the side effect of high
doping levels impose the use of shallow trench isolation (STI)[17] (figure 1.15). STI has had
an increasingly important role in the guard ring. The STI include a noise component, due to
the trap-filled surface near the depletion region[8]. To reduce this effect, a retrograde junction
is used. This junction create a uniform electric field, requiring less physical distance to achieve
breakdown.
Dopant in a CMOS process do not have sharp boundaries as often portrayed, and they are
not implanted exactly where expected due to the diffusion. The diffusion can cause sizable
distortions to a SPAD’s multiplication region. In a small diode even distort the expect the value
of the diode’s breakdown voltage [8].
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Figure 1.15: (Up)Cross-sections of SPADs with well-based guard rings: the multiplication region is high-
lighted with a dashed eclipse.
(Down)Cross-section of SPADs with STI-based guard rings: The multiplication region is
highlighted with a dashed eclipse. often, a retrograde n-well or retrograde implant is used to create
the junction.
Figure 1.16: The diffusion of well-based guard rings’ implant (dotted) can cause sizable distorsion to the multi-
plication region(dashed).
A feature of CMOS process generation beyond 250-nm is the presence of an optional deep N
implant formed by an HV implantation step before n-well formation. This implant is contacted
by a ring of n-well and is normally used to completely enclose the p-well regions in order to
isolate NMOS transistors from the reminder of the substrate.
Another non-ideal effect consists to the inactive distance in the depletion layer, due to the
diffusion of trapped carrier into the STI, reducing the active area, shown in figure 1.16. Due to
doped silicon’s resistivity, ohmic resistances are introduced between the diode itself and contacts
to external circuitry. The ohmic resistance is an important factor when attempting to quickly
switch the applied voltage on the diode.
Most of this features are must include to the analysis of the measures during this work,
because they create distortions and noise generation.
Chapter 2
The APiX sensor
In actual research at high luminosity LHC, hybrid pixels has been successfully employed
in their experiments since their beginning. This type of detector are used because their cheap
material budget, low power consumption and radiation hardness[11], because the request of most
precise vertex measurement and momentum resolution.
The first solution is to create a thin and full depleted silicon sensors, to reduce multiple
scattering. But, in the other hand,this solution directly impacts to signal-to-noise ratio. For this
reason is chosen to develop monolithic active pixel sensors, with CMOS technology.
Due to of CMOS foundry capability, there is the possibility to create gain avalanche detectors,
that including integrate front-end electronic, with no need of pre-amplification.
The real problem of this kind of devices is represented by dark count rate (DCR). To solve
this problem we can use two-tier avalanche pixel detector, consisting of two planar sensors layers.
The output signal coincidence is produced when simultaneous strikes both the detectors.
Thanks to cell-to-cell coincidence, the dark count rate DCRC of a two layer pixel will be reduced
to:
DCRC = DCR1 ·DCR2 · 2∆t (2.1)
where DCR1 and DCR2 are the dark count rates of the two cells, rescectively,and ∆t is the co-
incidence time resolution, so the duration of the signal provided by front-end electronics [14][11].
Figure 2.1: Single cell of a dual-layer avalanche pixel detector.
APiX is a dual-layer array of avalanche pixels, which has been developed is 180 nm CMOS
process with high voltage option. This technique is usually used for automotive market(figure
2.1).
The chip is comprised of a number of different structures, including single avalanche diodes with
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different size and based on different combination of technologies layers, for different type of mea-
sures. Moreover, three different of the readout channel have been integrated, one implementing
an active quenching technique. In the array, the different options for the sensors and front-end
channel are put together so as to cover all possible combinations[14].
Now we analyze the architecture of APiX chip in the first section. In the second one we focus
on the procedures, that are used for the enabling and the data acquisition.
2.1 The Architecture
Let we analyze the architecture of the fundamental unit of both chips. APiX is characterized
by two different types of Geiger-mode avalanche detectors, represented in figure 2.2. Type 1
Figure 2.2: Cross section of two detector types.
detector has a shallow p+/nwell junction, while type 2 is based on a deeper pwell/deep nwell
junction. The active module is less than 2 µm thick, and both detectors are isolated from the
substrate thanks to a deep-nwell.
A simplified pixel block diagram is shown in figure 2.3. The detector is passively quenched
Figure 2.3: Block diagram, with some transistor level detail, of the front-end circuit with passive quenching.
and their output signal are digitalized using a low-threshold comparator.Transistor used in the
readout channel are all core devices (VDD = 1.8V ), except for the current source performing the
passive quenching operation and the transistor used to adapt the signal level from the sensor to
the comparator, which are I/O devices(VDD = 3V ).
The output pulse can be shortened using a monostable circuit in four different width, from 750
ps to 8 ns, as we can see in figure 2.4. The circuit can be tested using an external TEST signal.
The pixel can be independently enable and disabled using a register, with arbitrary pattern.
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Figure 2.4: APiX C1 monostable outputs visualized using a 1GHz probe. The temporal scale is 2ns/div.
The monostable output signals are also sent to a row-wise OR gate, combining the outputs of
all activated pixels. This feature is improved to measure the DCR, that will be analyzed in the
next chapter.
Figure 2.5: Schematic diagram of two layer pixels.[11]
APiX C1 Architecture Referring the red box in figure 2.5, the chip 1 (APiXC1) is composed
by a 16×48 pixels array. Each pixel is made by: the avalanche detector and the passive quenching
circuit, the 1-bit register for the enabling, the front-end electronics and the output register and
the coincidence unit, to connect on the corespondent pixel of the second chip. In addiction to the
OR output mentioned before, a row-wise coincidence detection circuit has also been included.
The output of two given rows can be connected to the row coincidence detector, as shown in
figure 2.6, allowing for the study of the coincidence among arbitrary configuration of pixels
between two rows. This feature is used to measure the cross-talk.
APiX C2 Architecture Referring the blue box in figure 2.5, the APiX chip2 (APiXC2) is
composed by always a 16× 48 array of pixels, that are composed by the detector and quenching
circuit, the front-end circuit and the 1-bit enable register. The output of this register is splitted
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Figure 2.6: Schemating diagram illustrating row-wise coincidence detection unit [11].
in two channels, one of this is connected to to the solder bump, and the other one is used by an
independent output for a single-layer measurement.
Figure 2.7: Layout of pixels with different size of detectors.[11] On the left there are unshielded pixels and on the
right there are the shielded ones.
The core sensor consist of a particular partitioning of the array. Both types of detectors in
figure 2.2 were included in the array, in order to choose the best for the application[11]. As we
can see in figure 2.7, the array contains detectors with different active areas: 30× 30µm2, 35×
35µm2, 40× 40µm2 and 45× 43µm2. The main goal of these architecture is to characterize the
quantum efficiency of the detector as a function of the filling factor [11].
Finally, the bump bonding technique used a 12µm solder bumps was chosen for the vertical
integration, due to the accessibility and good yield of the process. Most of the pixels were
covered with a metal shield to avoid inter-layer optical cross-talk (figure 2.7). A few pixels were
left unshielded to study vertical crosstalk and allow for optical measurement.
A summary of arrays partitioning and pixel coupling is shown in figure 2.8.
Let now see the features, functionalists and algorithms necessary to enabling the pattern and
to read the data signals.
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Figure 2.8: Array partition for both chip of APiX detector. The enabling process access single cell from right to
left.
2.2 Enabling pixels
The pattern of enabled pixel is independent for the to layers. For this reason, we must have to
write twice the procedure. This processes are similar than the write procedure of asynchronous
DRAMs.
The signals that are used to apply the pattern on the array is characterized by six digital signals:
• TEST_N(C2): Mentioned below, this signal is used to test the monostable output. This
signal is set LOW during all the enabling process. This imposition permits to isolate the
SPAD during the programming;
• V SR_RST (C2): this signal reset the content of the vertical shift register, which is use to
select rows;
• V SR_CLK(C2): this signal is use to shift all the rows one by one;
• EN_RST (C2): reset the content of horizontal shift register, so the column selector regis-
ter;
• EN_CLK(C2): signal use to shift colums one by one using the horizontal register;
• EN_IN(C2): bit which is used to activate a single pixel.
Like an asynchronous DRAM, we have to use an electronic system to control the process and
to give a clock signal reference. For our experiment we used Arduino DUE (SAM3X8E-ARM)
microcontroller, with 10 MHz main clock signal. All procedures are implemented in an Arduino
firmware.
Referring the time diagram in figure 2.9, the procedure is used to enabling pixel is:
• Reset the vertical register and put it on the idle state;
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Figure 2.9: Enabling process time diagram.
• Introduce, with a loop, the procedure to shift the VSR. In every iteration a V SR_CLK
spike signal is sent to the register. In this way a column was selected and, consequently,
the horizontal register is reset to its idle state.
• A second iterative loop was inserted to resolve the horizontal shift register. In this loop a
EN_CLK signal is sent to horizontal register. The second operation in the loop consist
to set the pattern with an "if" condition. To switch on a pixel is must be necessary to send
a EN_IN spike signal from the controller.
• To visualize event in a row, the vertical shift register must be positioned in at the active
row position, and send a TEST_N signal.
2.3 Data acquisition
In this last section is introduced the DAQ process. First of all we have to say that there are
two read approach: bypassing the FIFO (for both chips) and using the internal memory (only
for APiXC1).
In the first case the implementation is simple: the solution is to implement an internal window
and count rising edge signal from the chip, and then use an interrupt signal to count OUT_OR
rising edges.
A simplified time diagram of this process is shown in figure 2.10, where OUT_OR is the output
signal of the detector, count the numeric data and START_T is the internal signal 1. A possible
result of the APiXC2 scan is shown by the heat-maps in figure 2.11. To manage APiXC1 data
acquisition and double-layer’s one, the internal memory of the device is used.
The device has eight 96-bit FIFO, one FIFO for two adjacent rows. for this reason the internal
signal used are:
• FIFO_RN : external FIFO initial reset;
• MEM_RN : internal memory initial reset;
• FIFO_SEL: external FIFO selector for a 8-bit shift register;
1SAM3X8E-ARM microcontroller has four internal PLLs (phase-locked loop), which is used to generate a
reference signal with arbitrary frequency.
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Figure 2.10: Time diagram of C1(bypassing internal memory) and C2 layer data acquisition.
Figure 2.11: APiXC2 heat-maps obtained using the first algorithm. The software used is made ad-hoc using
ROOT compiler.
• FIFO_TX: transmission enabling bit;
• FIFO_OUT < i >: This is the output of the i-th FIFO content (from 0 to 7).
In figure 2.12 there is an example of timing diagram of the internal FIFO reading process. In the
first part (in the right of the double vertical line) there is the setup reset of both memories, used
to erase the undefined data. The communication and the data transfer from FIFO_OUT < i >
is open using a spike of FIFO_TX signal. This signal is also used to shift the internal FIFO
contents (on the left of the dashed line).
This two approaches can be used for different kind of solution, coupled with enable processes.
For example we can turn on all the matrix and transfer data from the FIFO or an external
memory dump. In the same way we can turn on pixels one by one and read the data using an
external process.
Complete firmware algorithms are available on Appendix A.
This solutions are all implemented and discussed in the next chapter, where we will talk of
electrical noise features.
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Figure 2.12: Time diagram of the APiXC1 internal FIFO.
Chapter 3
Noise Characterization
Like all electronic instruments, also SPAD are affected by the noise. The noise has two
different sources: electrical and optical. Both of this types consists by undesirable injection of
carriers.
The dominant components of the noise are after-pulse and cross-talk. Both of they depends
on the generation rate of carriers given by specific electric field, as these carriers will cause the
spurious avalanches.
In this chapter we focus on the dark count rate and the optical noise, with the determination
of some parameters like breakdown voltage,horizontal and vertical cross-talk.
3.1 Dark Count Rate (DCR)
Dark count Rate (DCR) is the rate of events detected in no exposition conditions. The DCR
represent the rate of carrier injected into the depletion layer, which are generated in other parts
of the device.
For example, the limitation imposed by implants depth, doping concentrations and design
rule description in CMOS processes have led to narrow depletion width devices being reported
with high DCR due to the tunneling and low photon detection efficiency [17].
Due to the doping concentration and implant depths for the sub 250-nm processes which are
required to implement dense digital circuitry, the depletion layer of the SPADs have narrowed
and thus a major contributor to dark count has become tunneling. As well as the side effects of
high doping levels the use of STI in such processes is know to increase stress and charge traps,
thus increasing the DCR and after-pulse[17].
The setups used for DCR characterization are two:
• The first consist on a own-made chip-carrier for APiXC2. Voltage level are regulated
by four trimmers. Vbd is generated by a DC-DC converter or, optionally, by an external
generator. This carrier is connected to an ARDUINO DUE board, which is programmed to
enable the array pattern and store data. The external voltage source is gave by ARDUINO
board 5V reference, represented in figure 3.1;
• The PCB carrier for APiXC1 and the complete devices is connect to ARDUINO DUE board
and level regulation transistor. the voltage references consists by two external generator,
which is programmed by a numerical control, written in OCTAVE (or MATlab).
The chip, the carrier and the ARDUINO board are placed into a climatic chamber, with
a range between −50oC and +50oC. The scheme is in figure 3.2.
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Figure 3.1: (Left) Scheme of the APiXC2 carrier board, with the indication of levels. (Right) photo of the carrier
used for the measurements.
Figure 3.2: (Left) Scheme of the APiXC1 and double layer system, with the indication of levels. (Right) photo
of the carrier used for the measurements.
3.1.1 Count-V characteristic and analysis
The first measure we want to discuss is the I-V characteristic of SPAD includes into the
array. Due to the design of the pixel, this operation is not possible, but we can do an alternative
measure.
This alternative operation consist to acquire dark counts in function of the input voltage
level VSPAD.
Using the chip carrier in figure 3.1, we had set manually the voltage reference, and then we
had registered some frames at 10 fps for ten seconds. We have choose for both types of SPADs
eight cells, four shielded and four unshielded, with different active areas. The voltage applied
voltage reference are:
VREF = (0.732± 0.001)V (3.1)
VBIAS = (1.507± 0.001)V (3.2)
VCLAMP = (2.497± 0.001)V (3.3)
VBN = (1.500± 0.001)V ; (3.4)
In all cases we found the same evolution of the DCR, which underline the three regimes:
linear, sub-Geiger and Geiger mode, as we can see in figure 3.3. In figure 3.4 we can see that
the behavior of the SPAD is the same. Of course some parameters change due to the material.
In fact the first parameter is the minimum potential required to permits the avalanche into the
SPAD: the breakdown voltage.
To measure the breakdown voltage in Vbd for APiXC2 cell a linear regression is applied on
the linear region of all cells, then the breakdown voltages are extrapolated by the fit, imposing
that DCR = 0. Results are reported in tables 3.1 and 3.2.
The same characterization is made for APiXC1 device, but with different procedure, because
the different available setup.
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Figure 3.3: Example of two homologue cells of two different chips. We can recognize the linear regime between
22.5 and 25 volts, the sub-Geiger regime at 25.5 volts, and then we found the Geiger regime.
Figure 3.4: DCR-V plot of diverse APiXC2 cells of both types and shielding. There are the results made by using
two different chips, named with the color of their support.
With an external controller the Vspad voltage is managed by a computer software, using MATlab.
Then automatically the frame are register by the help of an external counter.
The result is a little bit different than that obtained with the APiXC2, probably because the
better quality of the APiXC1 carrier manufacture. As well as, seeing results in figure 3.5 the
linear interpolation of linear regime’s point in not possible. To fit the breakdown parameters the
error function is used:
y = a
∫ VSPAD
0
e−
(t−Vbd)2
b dt, (3.5)
where a, b and Vbd are fit parameters. The obtained results are tabulated in table 3.3. The
enumeration of APiXC1 cells is different than APiXC2 because the different algorithm used.
We can note that the breakdown voltage, so the working points, are not different for two
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Cell coordinate side length (µm) type Vbd (V)
SPAD 1
(0,47) 30 unshielded (19.22± 1.71)
(0,46) 35 unshielded (19.44± 0.78)
(0,45) 40 unshielded (20.27± 0.64)
(0,44) 45 unshielded (19.72± 2.31)
(0,41) 30 shielded (19.11± 1.67)
(0,38) 35 shielded (19.28± 1.42)
(0,35) 40 shielded (19.22± 2.33)
(0,24) 45 shielded (19.71± 1.50)
SPAD 2
(8,47) 30 unshielded (21.92± 0.87)
(8,46) 35 unshielded (21.82± 0.85)
(8,45) 40 unshielded (22.46± 0.42)
(8,44) 45 unshielded (22.34± 0.89)
(8,41) 30 shielded (22.50± 0.67)
(8,38) 35 shielded (21.99± 2.29)
(8,35) 40 shielded (22.23± 1.32)
(8,24) 45 shielded (22.01± 2.46)
Table 3.1: Black chip’s Vbd for different cells.
Cell coordinate side length (µm) type Vbd (V)
SPAD 1
(0,0) 30 unshielded (18.39± 0.40)
(0,1) 35 unshielded (19.08± 1.00)
(0,2) 40 unshielded (18.56± 0.86)
(0,3) 45 unshielded (18.48± 0.43)
(0,6) 30 shielded (18.48± 0.43)
(0,9) 35 shielded (18.40± 2.18)
(0,12) 40 shielded (18.27± 0.92)
(0,24) 45 shielded (18.44± 1.28)
SPAD 2
(8,0) 30 unshielded (22.19± 2.19)
(8,1) 35 unshielded (22.28± 0.87)
(8,2) 40 unshielded (22.17± 0.55)
(8,3) 45 unshielded (22.28± 1.65)
(8,6) 30 shielded (22.16± 2.07)
(8,9) 35 shielded (22.37± 1.18)
(8,12) 40 shielded (22.20± 1.18)
(8,24) 45 shielded (21.91± 0.35)
Table 3.2: Brown chip’s Vbd for different cells.
chips, the only difference is correlated by the SPAD type. The difference between the results of
two arrays consist by the absolute error, that derives by the measuring method. The APiXC2
carrier permit to control the VSPAD voltage using a voltmeter, with a precision of 0.01 volts,
but the internal controls used for the APiXC1 carrier gave a better precisions of voltage (0.001
volts). Also the contact between APiXC2 and its carrier sometimes becomes only capacitive, and
not resistive. In some cases counts fell down or becomes too higher, because the RTS (random
telegraph signal) that hibernate the output status at high level.
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Figure 3.5: Breakdown curves of some pixel of APiXC1’s SPAD2.
Cell coordinate side length (µm) type Vbd (V)
SPAD 1
(0,23) 30 shielded (18.274± 0.002)
(0,24) 35 shielded (18.295± 0.008)
(0,27) 40 shielded (18.267± 0.001)
(0,30) 45 shielded (18.276± 0.004)
SPAD 2
(8,23) 30 shielded (22.497± 0.005)
(8,24) 35 shielded (22.483± 0.004)
(8,27) 40 shielded (22.490± 0.004)
(8,30) 45 shielded (22.489± 0.002)
Table 3.3: APiXC1’s Vbd for different cells.
The next question is that: there are some parameters that correlated by breakdown voltage?
To answer to this question we tried to correlate the breakdown point to active area and environ-
ment temperature.
The first analysis is made for the APiXC2. Seeing the figure 3.6 we can note that the
breakdown voltage not depends to the pixel area, because the constant profile of Vbd.
The relation between temperature and breakdown voltage is made using a bonded chip into
the climatic chamber. Both chips are turned on individually. In this way the noise from the
other chip is excluded.
The mean value of Vbd of the different SPADs is calculated (we can do this operation because
the Vbd is independent from the area) for different temperatures steps, between -50 and +30 oC.
The results obtained are represented in figure 3.7.
We note intuitively that there is a linear relation between temperature and noise events,
and the behaviour is also independent to the active area. The fit results are tabulated in table
3.4. Also the behavior is the same for both chips and are compatible with the error. The main
argument is that the temperature control has a key role into a detecting measurement, to control
the noise events.
We can note that our results according to simulations showned in the first chapter(table 1.1),
but, for both SPADs, the dead-space model gives an underestimated breakdown probability.
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Figure 3.6: Vbd vs temperature for cells of APiXC2, using the board in figure 3.1
Figure 3.7: Vbd vs temperature graphs are shown. in the two graph on the upper part we note the independence
from active area.
Chip Subunity Vbd,0 (V) Vtemp (V/K)
APiXC1 1 18.058± 0.002 0.0156± 0.0001
APiXC1 2 21.631± 0.001 0.02121± 0.00004
APiXC2 1 17.494± 0.028 0.014± 0.001
APiXC2 2 21.617± 0.002 0.0183± 0.0001
Table 3.4: Fit parameter of the Vbd dependence form temperature.
3.2 Optical Noise
One of the main issues of SPAD arrays is optical noise. In our measures there is the evidence
of the cross-talk, thanks to the two mode of enable-reading processes, that are described in
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previous chapter.
Figure 3.8: Scan of the same APiXC1 chip: in ((1)) is used the all-on algorithm and in ((2)) the single-on one.
In the third scan, named |((1))− ((2))| the absolute difference of two previous scan maps. The fourth
graph represent the frequency occurrences of the single-on scan (red) and all-on scan (black).
In the figure 3.8 is shown the application of two different enabling-reading operation to the
same chip in stable conditions 1: for the first one ((1)) all the matrix is turned on, then the
content of the internal FIFO was read (call all-on algorithm); in ((2)) pixels are turned on one-
by-one and an external counter saves counts of this pixel (call single-on algorithm). Both of that
algorithms are reported in Appendix A. We note that there is a significant different between
mean dark count rate between two operation. In fact there is a difference of the 30%2.
The possible hypothesis is that there is a low percentage of new randomize noise in the difference,
but the highest part of the difference is generate by the communication between pixels of the
same array, called cross-talk.
Some simulations are done by Rech et al. imposing that the cross-talk event detection is
due to reflection of photons on the lower silicon-air surface[16]. The emitters are represented
by cylindrical emitting volume, that propagates his wave front, and then the light is partially
absorbed. The cross-talk simulation for APiX are not treated in this work.
The main parameter that characterize the cross-talk is the cross-talk coefficient K, related
to the coincidence counts. Coincidence counts are related by a composed probability of detection
of both pixels. If C1 and C2 are dark count rate of two pixels and C1,2 the coincidence rate:
C1,2 = 2C1C2∆t+K(C1 + C2); (3.6)
where ∆t is the coincidence time window, practically the signal width. So, we can measure the
cross- talk coefficient as:
K =
C1,2 − 2C1C2∆t
C1 + C2
. (3.7)
In this section there is the exposition of the evaluation of the horizontal cross-talk coefficient,
and a brief analysis of vertical cross-talk between two layers.
1Conditions: temperature of 28 oC and VSPAD = 20.37V . The cross-talk measurements are done only for the
first subunity of the array, where SPADs are characterized by p+/nwell junction.
2In the data analysis and representation the cells affected by RTS signal are eliminated using the criteria that
are eliminated data higher of the (mean + 3σ) calculated after three acquisitions.
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3.2.1 Horizontal cross-talk on APiXC1
To permit the evaluation of the horizontal cross-talk, only APiXC1 array has the coincidence
out, that connected two rows outputs thanks to a couple of multiplexers, shown in figure 3.9.
The output is connected to an external counter.
This settings permits to select a row that has a pixel with high DCR (for example with a RTS
Figure 3.9: Intuitive scheme of the implementation of cross-talk coefficient measurement circuitry.
signal) as emitter and use the other pixels of other rows as detectors. Pixels of the same row of
the emitter are not considered, because the external counter reads total counts of a row, so the
cross-talk can’t be measured. The measures are done for the first sub-unity at VEX = 3V at 20
and 0 oC for the first sub-unit. An analysis at 25oC is done for second sub-unit.
The scans are manipulated with two filter conditions. The first one consist to impose an
upper limit to detector pixel’s DCR (104). The second one consist in an upper limit to detector-
coincidence ratio (10). Denied pixels are changed with the nearest neighbor values.
Results are shows in figures 3.10, 3.11, 3.12, 3.13, 3.14, 3.15. In figures 3.10, 3.12 and 3.14
Figure 3.10: Heat-maps of the cross-talk coefficient, relate to cell (6,20) as emitter, at 0°C. Results are represented
in linear scale (down) and logarithmic scale (up).
we can note that there is a bulk of high K values (near the emitter cell), and then a constant
value of that, characterized by the same cell coloring. This variation of K in relation of the
distance between the detector end the emitter pixels is underline in figures 3.11, 3.13 and 3.15.
In this graphs the oscillation of values is due to the random presence of the noise, that gives
an overestimation of the factor. We fit the data with an exponential function, that gives, when
T = 0oC:
K(x) = −9.455(103)e−(991.8±252.3)x. (3.8)
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Figure 3.11: Cross-talk coefficient versus distance from the emitter pixel at 0 oC. The red fit is obtained by
exponential interpolation.
Figure 3.12: Heat-maps of the cross-talk coefficient, relate to cell (6,20) as emitter, at 25°C. Results are represented
in linear scale (down) and logarithmic scale (up).
Figure 3.13: Cross-talk coefficient versus distance from the emitter pixel at 25 oC. The red fit is obtained by
exponential interpolation.
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Figure 3.14: Heat-maps of the cross-talk coefficient, relate to cell (15-21) as emitter, at 25°C. Results are repre-
sented in linear scale (down) and logarithmic scale (up)0 To evaluate the data in a better way, a
RTS filter was applied.
Figure 3.15: Cross-talk coefficient versus distance from the emitter pixel at 25 oC of the second sub-unit. The
red fit is obtained by exponential interpolation.
And for T = 20oC
K(x) = −9.233(58)e−(1159±152.9)x (3.9)
for the first sub-unit, and
K(x) = −9.048e−(1077±76.49)x (3.10)
for the second one.
This relation can be improved with other measure at different temperature, but is not treated
on this work.
We note that the cross talk coefficient at higher temperature is not only higher, but the
influence from emitter pixel to detectors is bigger.In fact the interaction length is 1008± 256µm
at 0oC, 862.8 ± 113.8µm at 20oC and 928.5 ± 6.6µm for the second sub-unit. This results can
be interpreted like that the effective active area in increased, due to the transverse permeability
of the incident photons, like figure 3.16 for example. In this figure, the active profile is created
using the same exponential decay from the borders of active areas.
This data are must be compared with simulation similar of that Rech’s one[16], but we can
note that the cross-talk is contained by the temperature, like other noise features.
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(a) Sub 1; 0°C
(b) Sub 1; 25°C.
(c) Sub 2; 25°C
Figure 3.16: Real active area for a single pixel of all sizes, due to the cross-talk. This type of profiles is a
consequence of exponential decay of light attenuation. The analyzed area is underlined by white
borders. Coordinates are expressed in µm.
The last consideration is that the hypothesis where the 30 % of total DCR events is accept-
able. This fraction is usefully to give a qualitative evaluation of vertical cross-talk.
3.2.2 Vertical Cross-talk
We want to give a qualitative answer to this questions: due to the vertical coupling of two
SPAD arrays, there is the possibility of the vertical crosstalk? The metal shielding gives an
opportune optical isolation? To evaluate this we have select six symmetrical columns of the
first sub-unity of the array, three shielded and three unshielded, with 43 × 45µm2 area. We
have measured the DCR with all-on and single-on algorithms, and we analyze the differences,
obtaining heatmaps in figures 3.17 and 3.18. We can try to give this evaluation, referring figure
3.17: the mean DCR is near 1.837Hz. The integration time for this scans is 1000sec, so we have
1837 counts. If the 30 % of this events is given by horizontal cross-talk (551 counts), vertical
mean difference of coincidence will be 854, then 303 counts are given by vertical cross-talk or
random coincidence, the 16.5%. Similarly for shielded pixels, only the 4.5% of total coincidences
may are given by vertical cross-talk or/and vertical random coincidences.
We can hypothesize that the shielding works correctly and our evaluation gives an overestima-
tion of the vertical cross-talk event percentage. Some of cross-talk events and DCR ones are gave
by After-pulse and retarded photo-luminescence, given by an internal delayed recombination.
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Figure 3.17: Vertical cross-talk evaluation for unshielded pixels, ((1)) is the scan with all-on algorithm, ((2)) is
the scan with single-on algorithm.
Figure 3.18: Vertical cross-talk evaluation for shielded pixels, ((1)) is the scan with all-on algorithm, ((2)) is the
scan with single-on algorithm.
Chapter 4
Quantum efficiency and PDE.
In this chapter we analyze one of the most important aspect of the characterization of an
APD or a SPAD: the quantum efficiency of photon detection.
The SPAD’s efficiency, or the probability of detection of a photon with a fixed wavelength,
is called Photo-detection Efficiency (PDE). PDE is the product of Quantum efficiency QE, the
avalanche trigger probability trigger and the fill factor FF :
PDE = QE × trigger × FF. (4.1)
We define Quantum Efficiency the probability to create a e-hole couple after the photon impact.
We can give also this operative definition: the QE is the ratio between the number of incident
photons and the output current. It is dependent by temperature, wavelength and over-voltage
applied. Mainly, it is related to the upper surface characteristics. Due to an energy gap of 1.2
eV for silicon, photons with a wavelength higher than 1020 nm are not detected, because they
can’t generate excitation in the lattice. In the chapter 1 there is described the probability of
generation of the avalanche by a photon with impact ionization process.
The trigger probability (trigger) is the probability of an e-hole couple generate a new avalanche.
It is function of the depth, the over-voltage, and is different of the two carriers. In fact, since
electrons has n higher mobility than holes at fixed electric field, the trigger probability is higher
for electrons. This probability depends on the depth, like every process described in the first
chapter.
The fill factor (FF) is a geometrical data gives by the rate between the active ares and it’s
total area. It also is influenced by the area reduction and the separation between cells, occupied
by quenching resistors [23].
4.1 Internal efficiency
For this characterization, we use a ultraviolet light source.
The ultraviolet region of electromagnetic spectrum is divided by near ultra violet (NUV, 400-300
nm), medium ultraviolet (MUV, 300-200 nm), far ultraviolet (FUV, 200-100 nm) and extreme
far ultraviolet (EUV, 300-200 nm). Sometimes, the region between 200 and 10 nm, is called
vacuum ultraviolet (VUV).
The main constituents of the atmosphere absorbs the UV light: MUVs are absorbed by the
ozone, meanwhile the molecular oxygen absorbs FUVs. This aspect gives some problems to the
observation on this spectrum, due to the absence of adapt devices for this usage. Although, since
XXIX century, new optical technologies permits this kind of research.
The application of UV characterization is really important for particle physics. For example,
dark matter detection and the description of double-β decays requests FUV’s detectors.
The APD structure is most important for detection capability. For a n-p junction is optimized
for visible spectra and not for UVs. In fact visible photons has an higher probability to trigger an
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avalanche, with a deepest conversion, than the UV light. This process was described in details
in chapter 1.
Although, p-n configuration is the optimized option for UV,detection. In fact, electrons
generated on the surface by UV photons are derived on the positive electrode, connected to the
n-substrate, through the passage in a high-field region. This generates the avalanche. Visible
electrons converts in deepest zones, and then they not pass into the multiplication region. For
this reason, the efficiency is higher for UV photons.
There are some problems for UV characterization. Principally:
• the presence of a epoxy layer on the surface
• the presence of oxides layers, for example STI.
• conversion depth of ultraviolet photons in silicon.
The epoxy is an epoxy resin the can be applied on a device to protect bondings. This resin is
opaque to wavelength lower than 300 nm. For this reason, unshielded APDs or SPADs can be
utilized.
Some devices presents a protective layer against oxidation, made by silicon oxides (SiO2),
which absorbs UV photons under 150 mn. In the end an other protective layer is made by silicon
nitrate, used like UV absorber [23].
4.1.1 Setup
The setup consist simply by a UV-laser pulser, characterized by a 200 kHz frequency, 200 ps
of pulse duration and 350nm (UV) wavelength.
The measure consist of the evaluation of the ratio between detected triggers by the APiXC2
sensor and total triggers, measured using Teledyne oscilloscope. This measure is done for two
cells, one shielded and one unshielded.
We note that the mean efficiency of unshielded pixels is 99.08± 0.01% and 1.35± 10−5% for
shielded one. For this reason we can say that the metal layer, use to shield the pixel, has a little
light permeability, to consider in case of particle application.
The second analysis is the absolute efficiency profile for an unshielded pixel, using the same
method mentioned below. We have tried to do this measure two times, in the first one the sensor
is uncovered and in the second a 2µm Mylar layer is used as a cover. The profile is done by the
application of a DC-sweep and the coincidence of trigger was measured.
The result has the same behavior has the DCR sweep, mentioned in the previous chap-
ter(figure 4.1). In fact, the data are fitted using the error function1:
QE = QE0 × Erf
(
VSPAD − VON
σ
)
(4.2)
As a confirm, the VON fitted for both cases are compatible with the breakdown voltage of
the first section of the matrix. The last part of both curves presents a decrease, because the
DCR at high voltages increases, and than the probability of avalanche trigger decreases.
However, to have an absolute value of the Quantum Efficiency we have to sent at detector
few photons per pulse. In this way the detector works in single photon mode.
To find the right configuration, the system in figure 4.2 was mounted. This system consist
with the ultraviolet laser, where a lens for optical devices is applied to enlarge the light dot
with 2.5 cm radius. In the other side of the guide there is the optical device, connected to a
powermeter. The optics are covered using a metal disk with a hole oh 0.15 mm radius.
1The error function is defined as: Erf(x) = 2√
pi
∫ x
0
e−t
2
dt.
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Figure 4.1: First attempt of measuring quantum efficiency using an UV laser.
Figure 4.2: System used for the source calibration. The laser point was enlarged using a lens of a optical devices.
The optical detector was masked with a 0.15 mm radius collimator (metal disk).
The calibration is obtained by the measuring of the light intensity in relation of the distance
between source and the optical device. Indirectly we can obtain the number of photon collected
by the optical sensor, using the Plank’s relation:
P =
dE
dt
=
nhc
λtpulse
→ (4.3)
n =
Pλtpulse
hc
(4.4)
where λ = 350nm is the wavelength, tpulse = 200ps is the duration of a single laser pulse. The
results are showned in figure 4.3, represented by green dots.
4.1.2 Results
For quantum efficiency measurement a special support, thanks to a 3D-printer. The support
is shown in figure 4.4. This support and the laser source are attached to a linear guide, positioned
into a dark box. To have a uniform diffusion on the detector, the source is covered with a Teflon
foil.
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Figure 4.3: Calibration profile of the laser source. The figure also shoes the response of the alignment algorithm
(red dots) compared to original data, normalized for the total area of one pixel(75 × 50µm2). The
horizontal shift is obtained by the fit (blue dotted line).
Figure 4.4: Support and sensor created for APiXC2.
Counted photons at different distances are measured, and then compared to the same result,
obtained using a calibrated diode. Each result fit is proportional to x−2, but arbitrary frames
must be normalized.
To align the rest frame of the calibration and SPAD measurement, the detected photon of each
session are fitted with:
f(x) = k
1
(x− x0)2 , (4.5)
then, the X-axis’ values of the three measures are aligned in function of the obtained parameter
x0:
{XV alues} → {XV alues + x0}. (4.6)
This method is applied also for the calibrated diode data. The result of the fit (Blue dotted
line) and the consequent data shifting (red dots) are show in figure 4.3 as an example. Then the
trigger percentage detected for the pixel (44,7) from the two subunits of the array are divided
with the correspondent value of the calibration curve to obtain the Fill Factor profile of the pixel,
shown in figure 4.5.
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Figure 4.5: Fill Factor profile of pixel (44,15).
From figure 4.5 we can note that on the single photon region (x > 5cm) the measured fill
factor saturated at (55.78 ± 3.762)%. The expected Fill Factor can be calculated through the
definition:
FF =
active area
total area
. (4.7)
Referring to the figure 4.6:
FF =
45× 43µm2
75× 50µm2 = 52%. (4.8)
Figure 4.6: Pixel and array areas arrangement.
We can conclude that the experimental result are compatible with the expected one. The
difference between the two values is maybe related to the non ideal contention of the avalanche.
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4.2 External efficiency
To measure the relative efficiency we have to build an apparatus different than that used
before.
The setup is made by a reticular monochromator JOBIN YVON HR 250, which split the
polychromatic light beam originated by light source in its monochromatic components. Thanks
to a step-motor an output light beam with a fixed wavelength was selected. This beam is sent by a
MgF2 lens2 to a magnesium fluoride, positioned at 45° respect the beam direction. This window
has a role of a splitter. It splits the beam in two new ones: the reflected one (n=0.08) e the
transmitted one. The transmitted beam is analyzed by a PMT or the APiX sensor alternatively.
The reflected beam is received by an other PMT, which normalize the light intensity and the
variation of this quantity during the measuring session.
Both reflected and transmitted beams walk through two collimators, which they are posi-
tioned in front of detectors. The collimator positioned along the transmitted beam’s direction
ha s 3mm diameter and, over the collimator, a filter can be positioned. This filter is used to
deleting some wavelength regions. The set up schematic is presented in figure 4.7.
Figure 4.7: Apparatus Schematics.
4.2.1 Sources
During this session many radiation sources are used to study different spectral range. The
sources are: Deuterium lamp with MgF2 window, which works in 180-600 nm range and an
halogen lamp with 250-950 nm range. Both lamps can be present intensity changes during the
measurement cycle. for this reason a normalizer PMT was used. The halogen lams works through
the heating of a filament, generating a black-body emission. The deuterium lamp works thanks
internal discharge process. The spectrum of a D2 lamp is related to the electrons’ scatterings
and excitation.
To calibrate the apparatus a discharge lamp in HgCd, with a particular spectrum, related
to its electronic levels.
2MgF2 lens are used because they are transparent in FUV region.
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4.2.2 Monochromator
The monochromator is the core of the apparatus. It present a input slit, which can be set.
In this slit the beam comes into the monochromator. The beam is reflected thanks to a plane
mirror en send to a spherical on. The focus of the spherical mirror coincides to the position
of the collimator, than the mirror project the beam on the lattice. The used lattice -Blazed
Holographic 530 25 - has 1200 rows/mm of density and works in reflection. The diffracted light
at first order is send to a concave mirror, which focus the beam to the output slit, after an other
reflection through a plane mirror. Thanks to a step-rotor the wavelength can be set through
the lattice rotation. The scanning is controlled using a electronic controller. The terminal send
information to this component and than to the motor driver (a rotary encoder). The real-time
measure of the selected wavelength is made by a calibration. In figure 4.8 the monochromator
was shown.
Figure 4.8: Interna structure of JOBIN-YVON HR250 monochromator. The spherical mirrors are not included.
The mirrors are made in aluminium covered with magnesium fluoride. Optical components
of UV cannot be made in glass, because absorbs UV lower than 320 nm. to work in regions below
180 nm the apparatus works in N2 environment, because oxygen absorbs this wavelengths.
Let now focus on the lattices. Lattices generally operates in transmission. A lattice is made
of a substrate of optical materials, where are applied a huge number of slots. The slotted surface
is covered by reflecting material, like aluminium. The geometry and periodicity of the lattice
are fundamental for the performances, so this device requires care.
The principal parameters of the lattice is the step, opposite to the slots density. In figure 4.9 is
shown the interference mechanism of reflective lattice.
Figure 4.9: Lattice profile and interference mechanism.
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Two parallel rays with wavelength λ engraves on the surface of the lattice with an angle
I upon two adjacent slots, and then are reflected with an angle D 3. Reflected rays interfere
constructively if the optical path difference is multiple of their wavelength:
a · (sin I + sinD) = mλ, (4.9)
where a is the lattice step. The reflection of a parallel light beam by N steps is analogue
with that one with two rays: the peaks becomes thick with the increasing of N, because the
distance between a maximum and an adjacent minimum is λ/Na. The variation of m gives the
different diffraction orders, with different angles. Because the incident direction is fixed by the
setup geometry, the position of the lattice will be change within a rotation. For this reason is
convenient to transform the last equation in a equivalent one:
2a · cosφ · sin θ = mλ, (4.10)
where φ = D−I2 and φ =
D+I
2 , so the angle necessary to see a 0-order diffraction. Consequently,
the variation of θ scans different orders of diffraction. Although, referring to figure 4.10, at
the same position there are present different orders, for λ, λ/2, λ/3, etc.. When θ is fixed, the
position of the lattice and the geometry with φ, the product mλ is constant. This factor gives a
contribute to the error propagation, giving a systematical error to the PDE result. This problem
can be solved using high-pass filters[23].
Figure 4.10: Superposition of different diffraction orders.
An other parameter of a lattice is the resolving power, given by R = λ/∆λ. R represent
is the minimum distance where two different m-order peaks for wavelength λ + ∆λ. In base
of Rayleigh criteria, the maximums separation is m∆λa and the distance between two adjacent
maximum and minimum is λNa . Then:
R =
λ
∆λ
= mN = N
2a cosφ sin θ
λ
= w
cosφ sin θ
λ
, (4.11)
where w is the beam thickness. Then, the resolving power depends on the wavelength, the
amplitude and the geometry of the lattice. The resolution of the lattice used is 0.1 nm at 500
nm.
The reticular efficiency is defined as the rate between the intensity of output beam and the
input one. This quantity, related to wavelength, is determined by the material, the shape, the
width and the inclination of slots. The way to optimize the efficiency at fixed wavelength is called
3All angles a referred respect the normal direction of the lattice, with the convention that the anticlockwise
direction is positive.
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blazing, made by a geometry modification. Generally, the efficiency is considered at first order.
At higher orders, the efficiency maintain the same functional form, with a scaling of wavelength
given by m and a decrease of the efficiency too. The lattice used has a reticular efficiency with
a maximum at a blaze 250 nm wavelength.
4.2.3 Calibration and Normalization using PMTs
During the experiments, diverse Hamamatsu vacuum PMTs are used for calibration. Because
the efficiency of this devices is known, we can use the efficiency spectrum profile for the derivation
of the PDE of the SPADs.
Each PMTs had an HV input, which is plugged in a preamplifier module. in tables 4.1 are
reported the optimal working points, and in figures 4.11 and 4.12 are reported the external
quantum efficiency profile. The gain of the PMTs is defined with an relative error of 10%.
Name Range (nm) HV (Volt) Gain Dark Current(nA)
R1080 117-340 1100 106 0.4
R7195 292-705 1800 107 5
R1104n 200-880 1000 2 · 107 20
R1104o 200-920 1000 2 · 107 10
Table 4.1: Normalization and Calibration PMTs.
Figure 4.11: QE spectrum of R1080 (left) and R7195 (right)
Figure 4.12: QE spectrum of R1104n (left) and R1104n (right)
To normalize spectra and consider the variation of intensity of the lamps during the experi-
ments, for all measures R1104o is used, because a larger spectral range.
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4.2.4 Optical Filters
During measurements, two optical filters are used to eliminate undesirable components of
light, given by second orders maximums. That filters are simply quartz windows, which permits
to work at the minimum of 180 nm. For the measures with the deuterium lamp an high-pass
filter was used. The cut-off is 475 nm. The cut-off is chosen to cut the spectrum where the second
order maximums detected with a wavelength scanning. In fact, The spectrum of deuterium lamp
stops at 600nm, and 950 with the halogen lamp. In the table 4.2, filter specifics are shown.
Name cut-off(nm) width(nm) Diameter (nm)
WG 305 305 2 8
GG 475 475 2 8
Table 4.2: Optical filters specifics.
4.2.5 DAQ chain
PMTs are powered by HV generator and the output signal is extracted by the last dinode,
to reduce the noise. The output signal is connected to the amplifier thanks to a BNC cable.
APiX chips are connected to the DC supply, which is controlled by a GPIB-USB-B driver.
The GPIB-USB-B is connected to a terminal, which set automatically the DC level, to guar-
antee the lowest DCR. The OUT-OR output of the chip si connected to a 12-channels counter,
connected via LAN to the terminal.
The signal processed by PMTs are amplified and digitalized trough a ADC and then saved.
We can set onto the terminal:
• The gain of the amplifier for the normalizer and even for the calibration PMT;
• The wavelength range (150-600 for deuterium lamp and 250-950 for the halogen lamp);
• The wait time between measures (default: 1s);
• The integration time of the input signal ( 5 µs for APiX and 1 s for the PMTs).
For each scan the rotor spins the lattice, the system is interrupter for wait time and the
acquires the measure cycle, scanning the selected spectrum.
PMT’s DAQ chain converts 1 nA in 1000 counts. The gain is G = 1. If G = 2 the ADC
converts 1 nA in 100 counts.
4.2.6 Apparatus limits
The hypothetical limits for the apparatus are:
• the rotor may spin the lattice in an incorrect position, giving a systematic shift into the
measure cycle;
• the light intensity is variable, then the normalizer PMT is must be used;
• monochromator can superpose second order maximums onto first order ones. For this
reason the beam cant be absolutely mochromatic.
• The APiX chip must be positioned onto the beam, with a compatible area.
Some of this problems can be resolved with some tricks during measurements and data
analysis, e.g. the elimination of second orders maximum using filters. The PDE is studied in
function of the impact of those limits.
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Figure 4.13: SPAD (44,15) PDE.
4.2.7 Results
In figure 4.13 are shown all the PDE measures for the SPAD (44,15), obtained using the
halogen lamp and the deuterium one. The spad has a reverse excess bias of 2V. For the deuterium
measures PDEs are measured using R1080 and R7195, without filters; and R1104n is used both
with and without filters at 305 nm.
For the halogen lamp R7195 and R1104n (with 475 nm filter) are used.
The results are connected imposing that the match trough the regions without maximums
of second order. where the PDE remains the same.
The comparison of PDEs shows that R1080 and R7195 using a Deuterium lamp are unattain-
able when their efficiency decrease. In fact, there is a strong correlation within the PDE and
QE spectrum [23].
In the end, the result are consistent with the last IQE measurements at 380 nm and the FF
expectation.
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Chapter 5
Particle characterization.
In this last part we focus on the characterization of the chip using charged particles. This
experiment was done into the laboratory of embedded electronics at University of Trento. The
objective of this test is that to find a consistent counting rate, uncorrelated with the noise. This
test becomes useful for the beam test at CERN[7].
5.1 Characterization with 90Sr source.
For this characterization is used a 90Sr source. This source decades in β− mode with a
branching ratio of 100 %, then this source produce electrons with a momentum of 545, 9keV .
The lifetime of this source is 29 years, and after 24.498 days is in secular equilibrium with 90Y
[2]. The nominal activity of the source is 36 kBq, so the source produces 36000 electron, one for
decay.
The source has a token-like shape, where bottom and lateral sides are shielded thanks lead
deposition. For this reason, we can hypothesize that the spatial emission of electrons is contained
in a 2pi sr solid angle.
The setup consist in a little modification of that used for APiXC2 characterization, explained
in chapter 2. The source is inserted on the base of the climatic chamber, in front of the unshielded
surface there is the sensor, where the active area is put in front of the source. Of course the
sensor is connected to the carrier in the same way shown in the chapter 2. A simplified scheme
is shown in figure 5.1.
Figure 5.1: Simplified scheme of the experimental setup.
Due to the dependence of the noise to the environment temperature ,described in chapter 3,
the temperature of the chamber was stabilized at 5 oC. In this way the noise is reduced.
First of all we have measured the DCR pattern before the particle characterization. Then
the chip is exposed to radiation. We have done this measure two times, with two differents
integration times: 1000 and 10000 sec.
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Now let focus on the experimental results, then they will comparate with simulation results.
5.1.1 Experimental results
From both scans are created three frequency heat-maps: the exposed situation, the dark
situation and the heat-map of absolute difference between two previous situations. These results
are represented in figures 5.2 and 5.3.
Figure 5.2: Heat-maps in 1000 seconds of integration: ((1)) is the map of exposed chip, ((2)) is the scan of DCR
and the third map represent the absolute difference of previous maps, operated pixel by pixel. Some
of the DCR map are normalized. In this way, the RTS is erased.
Figure 5.3: Heat-maps in 10000 seconds of integration: ((1)) is the map of exposed chip, ((2)) is the scan of DCR
and the third map represent the absolute difference of previous maps, operated pixel by pixel.
We note that last six columns has higher count frequencies because their are not shielded.
In fact, they have an higher DCR component. The difference pattern is constant in the rest of
the array.
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The only way to know that there is an consistent number of events is to analyze the average
number of events.
We found that the mean number of events per pixel when the chip is exposed for 1000 seconds
is:
Nexp,1000 = 850± 92, (5.1)
and the mean value of electrons-generated events per pixel, that are calculated from the absolute
difference, is:
Nβ,1000 = 17± 13, (5.2)
then there is a confidence level of 57.1% of acceptance. Of course the error of this result is huge,
due to the low number of events (approximately seven thousands of total events). In fact the
result changes with higher integration time. When every cell is integrated for 10000 seconds,
total events per cell measured is:
Nexp,10000 = 8001± 89 (5.3)
and electrons-generated events per cell are:
Nβ,10000 = 81± 9, (5.4)
with and acceptance of 81.8%.
Of course this results are must improved with simulation the spatial distribution of incident
electrons, because the experimental data is under the threshold of 3σ for a certain detection.
The same experiment is simulated using PENELOPE (Appendix B). We obtain that, ac-
counting for the fill factor, the expected value from simulation is a factor 1.2 larger than the
experimental one. This result would imply an efficiency of 80%, but needs further investigation.
5.2 Test beam of APiX at CERN
In mid September 2016 two APIX chips were exposed to an high energy muon beam at CERN
North Area. Tracks were measured also by an external silicon strip tracker with a resolution
of 80µm. Tracks were observed by both the chips APIX via coincidences. The two chips were
aligned to better than 40µm. Detection efficiency to minimum ionizing particles is being studied
both using the information of one chip againt the other and using the external tracking data.
Preliminary indications are that the efficiency tends to saturate to 100% at ∼ 2V overvoltage.
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Conclusions
In this work we discussed some results related to the characterization of the prototype APiX
chip. The main results follow:
• The breakdown and the noise background are related to the temperature with the expected
dependence;
• The Dark Count Rate is highly suppressed due to the double-layer configuration;
• We have measured the crosstalk probability and the "cross-talk geometry", caracterized
by a crosstalk lenght(800 µm);
• The internal quantum efficiency at 380 nm wavelength was measured. The data (for shallow
p+/nwell junction) are consistent with a detection efficiency, which saturates at 100 %, at
2V of overvoltage and and active area of 52 %.
• A first characterization with ionizing particle was done. Results of β particles are not
conclusive because the source activity was too low. Preliminary results of a test beam at
CERN with Minimum Ionizing Particles (MIPs) indicate a very high efficiency (' 100%
at 2V overvoltage) for the detection of charged particle at minimum of ionization.
The analysis of the prototype chips will be continued in depth during the forecoming months.
By the way we can already conclude that the preliminary results are quite encouraging and allow
to proceed with the next APIX project steps. In particular during Winter 2016 the development
of a larger surface detector, with 5 mm2 of active area (' 104 pixels), will be carried on.
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Appendix A
Algorithms and firmwares
A.1 APiXC2 Enabling firmware ARDUINO DUE (SAM3X8E
ARM).
void enable ( int co l_se l , int row_sel )
{
int i , j ;
d i g i t a lWr i t e (TEST_N, LOW) ;
// i d l e s t a t e r e g i s t e r s e t
d i g i t a lWr i t e (VSR_RST,LOW) ;
d i g i t a lWr i t e (VSR_RST,HIGH) ;
// s t a r t w r i t i n g
for ( i = 0 ; i< 16 ; i++)
{
// s h i f t r e g i s t e r a c t i v a t i o n
d i g i t a lWr i t e (VSR_CLK,HIGH) ;
d i g i t a lWr i t e (VSR_CLK,LOW) ;
//row r e g i s t e r r e s e t
d i g i t a lWr i t e (EN_RST,LOW) ;
d i g i t a lWr i t e (EN_RST,HIGH) ;
for ( j = 0 ; j < 48 ; j++)
{
i f ( ( i == row_sel ) & ( j == co l_se l ) )
{
d i g i t a lWr i t e (EN_IN,HIGH) ;
d i g i t a lWr i t e (EN_CLK, HIGH) ;
d i g i t a lWr i t e (EN_IN,LOW) ;
d i g i t a lWr i t e (EN_CLK, LOW) ;
}
else
{
d i g i t a lWr i t e (EN_CLK,HIGH) ;
d i g i t a lWr i t e (EN_CLK,LOW) ;
}
}
}
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// r e s e t t i n g p o s i t i o n
d i g i t a lWr i t e (VSR_RST, LOW) ;
d i g i t a lWr i t e (VSR_RST, HIGH) ;
for ( int i =0; i < ( row_sel +1); i++)
{
d i g i t a lWr i t e (VSR_CLK, HIGH) ;
d i g i t a lWr i t e (VSR_CLK, LOW) ;
}
// Enable r e g i s t e r l oad ing completed
d i g i t a lWr i t e (TEST_N, LOW) ;
de layMicroseconds ( 2 0 ) ;
d i g i t a lWr i t e (TEST_N, HIGH) ;
de lay ( 2000 ) ;
}
A.2 APiXC2 DAQ Firmware for ARDUINO DUE (SAM3X8E
ARM).
int column = 48 ;
int row = 16 ;
volat i le boolean start_t ;
volat i le boolean c l k ; // sampler debug s i g n a l
volat i le boolean bValid = 1 ;
int count = 0 ;
int i = 0 , j = 0 ;
// TC0 channel 0
void TC0_Handler ( )
{
TC_GetStatus (TC0, 0 ) ;
s tar t_t = ! start_t ;
i f ( ! s tar t_t )
{
i f ( bValid )
{
S e r i a l . p r i n t ( count ) ;
S e r i a l . p r i n t l n ( ) ;
}
count = 0 ;
}
}
void TimerStart (Tc ∗ tc , uint32_t channel , IRQn_Type i rq , uint32_t d i v i d e r )
{
pmc_set_writeprotect ( fa l se ) ;
pmc_enable_periph_clk ( i r q ) ;
TC_Configure ( tc , channel ,TC_CMR_WAVE |
TC_CMR_WAVSEL_UP_RC | C_CMR_TCCLKS_TIMER_CLOCK1) ;
uint32_t rc = VARIANT_MCK / 2 / d i v i d e r ;
TC_SetRA( tc , channel , r c >> 1 ) ;
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TC_SetRC( tc , channel , r c ) ;
TC_Start ( tc , channel ) ;
tc−>TC_CHANNEL[ channel ] . TC_IER= TC_IER_CPCS | TC_IER_CPAS;
tc−>TC_CHANNEL[ channel ] .TC_IDR=~(TC_IER_CPCS | TC_IER_CPAS) ;
NVIC_EnableIRQ( i r q ) ;
}
void setup ( )
{
// s e r i a l por t d e c l a r a t i on
S e r i a l . begin (115200 ) ;
// enab l e p inout
pinMode (VSR_RST, OUTPUT) ;
pinMode (VSR_CLK, OUTPUT) ;
pinMode (EN_RST, OUTPUT) ;
pinMode (EN_CLK, OUTPUT) ;
pinMode (EN_IN, OUTPUT) ;
pinMode (TEST_N, OUTPUT) ;
// enab l e i d l e s t a t e
d i g i t a lWr i t e (VSR_RST,HIGH) ;
d i g i t a lWr i t e (VSR_CLK,LOW) ;
d i g i t a lWr i t e (EN_RST,HIGH) ;
d i g i t a lWr i t e (EN_CLK,LOW) ;
d i g i t a lWr i t e (EN_IN,LOW) ;
d i g i t a lWr i t e (TEST_N, HIGH) ;
// counter por t d e c l a r a t i on and i n i t s t a t e
pinMode (outOR , INPUT) ;
TimerStart (TC0, 0 , TC0_IRQn, 10 ) ;
a t t a ch In t e r rup t ( d i g i t a lP inTo In t e r rup t (outOR) , counter , RISING ) ;
}
void loop ( )
{
for ( i = 8 ; i < 16 ; i++)
{
for ( j = 0 ; j < 48 ; j++)
{
while ( S e r i a l . r eadSt r ing ( ) != " ?0000:0000\n" )
{
d i g i t a lWr i t e (TEST_N, LOW) ;
de layMicroseconds ( 2 0 ) ;
d i g i t a lWr i t e (TEST_N, HIGH) ;
de lay ( 2000 ) ;
}
S e r i a l . p r i n t l n ( "Enable␣ s i g n a l ␣ catched ! " ) ;
bValid = 0 ;
enable ( j , i ) ;
S e r i a l . p r i n t l n ( "Programmed ! " ) ;
bValid = 1 ;
}
}
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}
void counter ( )
{
i f ( s tart_t ) count++;
}
A.3 APiXC2 DAQ software.
//c++ l i b r a r i e s
#include <iostream>
#include <fstream>
#include <st r ing>
#include <cs td l i b >
#include <unis td . h>
#include <ctime>
//ROOT CERC C l i b r a r i e s
#include "TROOT. h"
#include "TAppl icat ion . h"
#include "TTree . h"
#include "TBranch . h"
#include "TFile . h"
#include "TH1. h"
#include "TCanvas . h"
//modi f i ed boos t l i b r a r i e s
#include "TimeoutSer ia l . h"
using namespace std ;
using namespace boost ;
unsigned int uColumn = 48 ;
unsigned int uRow = 16 ;
// func t i on d e c l a r a t i on
in l ine void f_usage ( ) ;
in l ine void f_vers ion ( ) ;
in l ine void f_help (unsigned int&, unsigned int&, s t r i n g& ) ;
in l ine void f_re s t (unsigned int ) ;
in l ine void f_te s t (unsigned int&, s t r i n g& ) ;
int main ( int argc , char∗ argv [ ] )
{
// v a r i a b l e d e c l a r a t i on
unsigned int uBaud = 115200; // baude ra t e
unsigned int uTime = 30 ; // data time
unsigned int uSkip = 0 ;
unsigned int uData ;
unsigned int uLeft ;
unsigned int uWait ;
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int iCh ;
bool bFi l e = fa l se ;
bool bRoot = fa l se ;
bool bMonitor = fa l se ;
bool bValid ;
bool bNorm = fa l se ;
bool bCycle = fa l se ;
s t r i n g sRoot ;
s t r i n g sFname = to_str ing ( time ( 0 ) ) ;
s t r i n g sPort = "ttyUSB0" ;
s t r i n g sData ;
o f stream fout ;
// optarg hand ler
while ( ( iCh = getopt ( argc , argv , "n : c : b : p : f : e t : r :mvh : g" ) ) != −1)
switch ( iCh )
{
case ’ n ’ :
bNorm = true ;
break ;
case ’ c ’ :
bCycle = true ;
break ;
case ’ b ’ :
uBaud = a to i ( optarg ) ;
break ;
case ’ p ’ :
sPort = optarg ;
break ;
case ’ f ’ :
bF i l e = true ;
sFname = optarg ;
break ;
case ’ e ’ :
bF i l e = true ;
break ;
case ’ t ’ :
uTime = a to i ( optarg ) ;
break ;
case ’ r ’ :
bRoot = true ;
sRoot = optarg ;
break ;
case ’m’ :
bMonitor = true ;
break ;
case ’ v ’ :
f_vers ion ( ) ;
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return 1 ;
case ’ h ’ :
f_help (uBaud , uTime , sPort ) ;
return 1 ;
case ’ g ’ :
f_te s t (uBaud , sPort ) ;
return 1 ;
default :
f_usage ( ) ;
return 1 ;
}
// output stream
ostream & dout = ( bF i l e ) ? fout : cout ;
//Root i n i t i a l i z a t i o n
TApplicat ion app ( "APiX␣Pulse r " , &argc , argv ) ;
gROOT−>Reset ( ) ;
TTree∗ tAPIX = new TTree ( "APiX" , "APiX␣ pu l s e r " ) ;
TBranch ∗ tData = tAPIX−>Branch ( " counts " , &uData ) ;
// S e r i a l por t s e t t i n g
TimeoutSer ia l s e r i a l ( "/dev/"+sPort , uBaud ) ;
// t r y opening s e r i a l por t
try
{
cout << "=====================================================" << endl ;
cout << " | | ␣␣␣␣APiX␣Pulse ␣Reader␣ 1 .1 ␣FOR␣ARDUINO␣DUE␣␣␣␣␣␣␣␣ | | " << endl ;
cout << "=====================================================" << endl ;
cout << endl ;
cout << "+++++++++++++++++++++++++++++++++++++++++++++++++++++" << endl ;
cout << "++++++++++++++++++++++␣WARNING! ␣+++++++++++++++++++++" << endl ;
cout << "+++++++++++++++++++++++++++++++++++++++++++++++++++++" << endl ;
cout << "Open␣minicom␣ connected ␣ to ␣" << sPort << "␣ in ␣a␣new
␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣ terminal , " << endl ;
cout << "then␣ pr e s s ␣ENTER␣ to ␣ cont inue " << endl ;
c in . get ( ) ;
cout << "−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−" << endl ;
cout << "Opening␣ s e r i a l ␣ port ␣" << sPort ;
cout << " , ␣baud␣ ra t e ␣" << uBaud << endl ;
i f (bNorm && ! bCycle )
{
cout << "Normal␣mode␣ s e l e c t e d " << endl ;
cout << " f o r ␣" << uTime << "␣ s \n" ;
cout << " f o r ␣one␣ p i x e l " << endl ;
i f ( bF i l e )
{
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sFname += " . dat" ;
cout << "Writing ␣output␣ to ␣" << sFname << endl ;
f out . open ( sFname ) ;
}
i f ( bRoot )
{
sRoot += " . root " ;
cout << "Writing ␣output␣ to ␣" << sRoot << endl ;
}
}
i f ( ! bNorm && bCycle )
{
cout << "Cyc l i c a l ␣mode␣ s e l e c t e d " << endl ;
cout << " f o r ␣" << uTime << "␣ s \n" ;
cout << " f o r ␣one␣ p i x e l " << endl ;
i f ( bF i l e )
{
cout << "Writing ␣output␣ to ␣" << sFname << "␣ f i l e ␣data
␣␣␣␣␣␣␣␣ ␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣ s e t " << endl ;
}
i f ( bRoot )
{
cout << "Writing ␣output␣ to ␣" << sRoot << "␣ROOT␣ f i l e
␣␣␣␣␣␣␣␣ ␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣data␣ s e t " << endl ;
}
}
i f (bNorm && bCycle )
{
cout << "Error : ␣Unexpected␣ cho i c e : ␣ c o n f l i c t " << endl ;
cout << "Exi t ing . . . " << endl ;
return 1 ;
}
s e r i a l . setTimeout ( posix_time : : seconds ( 1 ) ) ; //1 second t imeout
f_re s t ( 2 ) ;
cout << endl ;
}
catch ( boost : : system : : system_error& e )
{
cout << "Error : ␣" << e . what ( ) << endl ;
return 1 ;
}
i f (bNorm)
{
uLeft = uTime ;
uWait = time (0 ) + uTime ;
// loop f o r uTime seconds , read and wr i t e opera t ion
s e r i a l . w r i t eS t r i n g ( " ?0000:0000\n" ) ;
f_re s t ( 5 ) ;
while ( time (0 ) <= uWait )
{
bValid = fa l se ;
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i f (uWait−time (0 ) == uLeft ) //Seconds l e f t to e x i t wh i l e
{
cout << " . . . " << uTime−− << "␣ s ␣ l e f t . . . \ n" ;
uLeft = uTime ;
}
try // wr i t e and read opera t ion
{
bValid = true ;
sData = s e r i a l . r e adS t r i ngUnt i l ( "\n" ) ;
// i f not e xcep t i on was thrown
i f ( bValid )
{
uData = s t ou l ( sData , nu l lp t r , 1 0 ) ;
i f ( bRoot ) tAPIX−>F i l l ( ) ; // f i l l t he branch
else // e l s e wr i t e to stream
{
dout << sPort << " : \ t " ;
dout << uData << endl ;
}
}
}
// catch t imeout excep t i on
catch ( const runtime_error& e )
{
cout << "\n#" << ++uSkip ;
cout << "␣Runtime␣ e r r o r : ␣" << e . what ( ) << endl ;
}
// catch t imeout excep t i on
catch ( const invalid_argument& e )
{
cout << "\n#" << ++uSkip ;
cout << "␣ Inva l i d ␣argument : ␣" << e . what ( ) << endl ;
}
}
s e r i a l . c l o s e ( ) ; // c l o s e s e r i a l por t
cout << "\nNumber␣ o f ␣ except ion ␣thrown␣" << uSkip << endl ;
i f ( bRoot && bValid ) // a t t a ch t r e e to s e p c i f i e d roo t f i l e
{
char cS t r i ng [ 1 0 2 4 ] ;
s t r cpy ( cStr ing , sRoot . c_str ( ) ) ;
TFile tFout ( cStr ing , "RECREATE" ) ;
i f ( tFout . IsZombie ( ) )
{
cout << "\nError ␣ c r e a t i n g ␣ root ␣ f i l e \ t " ;
cout << sRoot << "\ nExit ing . \ n" ;
return 1 ;
}
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tFout . cd ( ) ;
tAPIX−>Write ( ) ;
cout << "\nRoot␣ f i l e ␣ s u c c e s s f u l l y ␣ saved . \ n" ;
tFout . Close ( ) ;
}
return 0 ;
}
i f ( bCycle )
{
for ( int i = 0 ; i < uColumn ; i++)
{
for ( int j = 0 ; j < uRow ; j++)
{
i f ( bF i l e )
{
sFname += to_str ing ( i ) ;
sFname += " . " ;
sFname += to_str ing ( j ) ;
sFname += " . dat" ;
f out . open ( sFname ) ;
}
i f ( bRoot )
{
sRoot += to_str ing ( i ) ;
sRoot += " . " ;
sRoot += to_str ing ( j ) ;
sRoot += " . root " ;
}
cout << "−−>␣ Sta r t i ng ␣ f o r ␣Test ␣dot␣ ( " << i << " , " << j << " ) "
<< endl ;
uLeft = uTime ;
uWait = time (0 ) + uTime ;
s e r i a l . w r i t eS t r i n g ( " ?0000:0000\n" ) ;
cout << "Wait␣ f o r ␣5␣ seconds " << endl ;
f_re s t ( 5 ) ;
// loop f o r uTime seconds , read and wr i t e opera t ion
while ( time (0 ) <= uWait )
{
bValid = fa l se ;
i f (uWait−time (0 ) == uLeft )
{
cout << " . . . " << uTime−− << "␣ s ␣ l e f t . . . \ n" ;
uLeft = uTime ;
}
try // wr i t e and read opera t ion
{
bValid = true ;
sData = s e r i a l . r e adS t r i ngUnt i l ( "\n" ) ;
// i f not e xcep t i on was thrown
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i f ( bValid )
{
uData = s t ou l ( sData , nu l lp t r , 1 0 ) ;
i f ( bRoot ) tAPIX−>F i l l ( ) ;
else // e l s e wr i t e to stream
{
dout << sPort << " : \ t " ;
dout << uData << endl ;
}
}
}
// catch t imeout excep t i on
catch ( const runtime_error& e )
{
cout << "\n#" << ++uSkip ;
cout << "␣Runtime␣ e r r o r : ␣" << e . what ( ) << endl ;
}
// catch t imeout excep t i on
catch ( const invalid_argument& e )
{
cout << "\n#" << ++uSkip ;
cout << "␣ Inva l i d ␣argument : ␣" << e . what ( ) << endl ;
}
}
i f ( bRoot && bValid ) // a t t a ch t r e e to s p e c i f i e d roo t f i l e
{
char cS t r i ng [ 1 0 2 4 ] ;
s t r cpy ( cStr ing , sRoot . c_str ( ) ) ;
TFile tFout ( cStr ing , "RECREATE" ) ;
i f ( tFout . IsZombie ( ) )
{
cout << "\nError ␣ c r e a t i n g ␣ root ␣ f i l e \ t " ;
cout << sRoot << "\ nExit ing . \ n" ;
return 1 ;
}
tFout . cd ( ) ;
tAPIX−>Write ( ) ;
cout << "\nRoot␣ f i l e ␣ s u c c e s s f u l l y ␣ saved . \ n" ;
tFout . Close ( ) ;
}
cout << "−−>␣Go␣ to ␣ the ␣next ␣ p i x e l . . . " << endl ;
f_re s t ( 1 ) ;
}
}
s e r i a l . c l o s e ( ) ; // c l o s e s e r i a l por t
cout << "\nNumber␣ o f ␣ except ion ␣thrown␣" << uSkip << endl ;
}
return 0 ;
}
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// e x e cu t a b l e usage
in l ine void f_help (unsigned int& uBaud , unsigned int& uTime , s t r i n g& sPort )
{
cout << "Usage : ␣ s e r i a l ␣ [OPTION] ␣ [FILE_NAME]\ n\n" ;
cout << "Option : \ n" ;
cout << "\t−h\ tPr in t ␣ t h i s ␣message␣and␣ e x i t \n" ;
cout << "\t−v\ tPr in t ␣ ve r s i on \n\n" ;
cout << endl ;
cout << "\t−n\tNormal␣ execut ion ␣mode␣ (1 ␣ p i x e l ␣measurement ) " << endl ;
cout << "\t−c\ tCy c l i c a l ␣ execut ion ␣mode␣ ( a l l ␣ p i x e l s ␣measurement ) " << endl ;
cout << "\t−b\ tSet ␣baud␣ rate , ␣ d e f au l t ␣" << uBaud << endl ;
cout << "\t−p\ tSet ␣ t ty ␣ s e r i a l ␣port , ␣ d e f au l t ␣" << sPort << endl ;
cout << "\t−e\ tSet ␣ f i l e ␣output , ␣ c r e a t e s ␣<epoch>.dat\n" ;
cout << "\t−t \ tSet ␣ s e r i a l ␣ port ␣ l i f e ␣span , ␣ d e f au l t ␣" << uTime << " s \n" ;
cout << "\t−f \ tSave ␣output␣ to ␣ . dat␣ f i l e , ␣ pass ␣<f i l ename >\n" ;
cout << "\t−r \ tSave ␣ to ␣ . root ␣ f i l e , ␣ pass ␣<f i l ename >\n" ;
cout << "\t−m\tEnable ␣ l i v e ␣monitor ing ␣ ( not␣ implemented␣ yet )\n" ;
cout << endl ;
cout << "\t−g\ tPin ␣ t e s t ␣ u t i l i t y " << endl ;
}
in l ine void f_usage ( )
{
cout << "Usage : ␣ s e r i a l ␣ [OPTION] ␣ [FILE_NAME]\ n\n" ;
cout << "Type␣\" s e r i a l ␣−h\"␣ f o r ␣more␣ opt ion \n" ;
}
in l ine void f_vers ion ( )
{
cout << "\ t ␣ s e r i a l a p i x ␣ f o r ␣ arduino \ t ␣v1 .1\n" ;
cout << "====================================================" << endl ;
cout << " | | ␣␣␣␣APiX␣Pulse ␣Reader␣ 1 .1 ␣FOR␣ARDUINO␣DUE␣␣␣␣␣␣␣ | | " << endl ;
cout << "====================================================" << endl ;
cout << endl ;
cout << "Author : ␣Giuseppe␣Spadoni \n" ;
cout << " L i b r a r i e s : ␣ Feder i co ␣Terraneo␣and␣Tommaso␣Boschi , ␣\n" ;
cout << "␣ d i s t r i b u i t e d ␣under␣ the ␣Boost␣ Software ␣Licence , ␣v␣ 1 . 5 8 . 0 , \ n" ;
cout << "Al l ␣Rights ␣Reserved . ␣\n" ;
}
// r e s t f o r s sec
in l ine void f_re s t (unsigned int s )
{
clock_t c l k t = c lo ck ()+CLOCKS_PER_SEC∗ s ;
while ( c l k t >= c lock ( ) ) {}
}
in l ine void f_te s t (unsigned int& uBaud , s t r i n g& sPort )
{
TimeoutSer ia l s e r i a l ( "/dev/"+sPort , uBaud ) ;
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// t r y opening s e r i a l por t
try
{
cout << "====================================================" << endl ;
cout << " | | ␣␣␣␣␣␣␣␣␣␣APiX␣PIN␣TEST␣FOR␣ARDUINO␣DUE␣␣␣␣␣␣␣␣␣ | | " << endl ;
cout << "====================================================" << endl ;
cout << endl ;
cout << "++++++++++++++++++++++++++++++++++++++++++++++++++++" << endl ;
cout << "++++++++++++++++++++++␣WARNING! ␣++++++++++++++++++++" << endl ;
cout << "++++++++++++++++++++++++++++++++++++++++++++++++++++" << endl ;
cout << "Open␣minicom␣ connected ␣ to ␣" << sPort << "␣ in
␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣␣a␣new␣ terminal , " << endl ;
cout << " to ␣ check␣ input ␣ s i gna l , ␣ then␣ pr e s s ␣ENTER␣ to ␣ cont inue " << endl ;
c in . get ( ) ;
cout << "−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−" << endl ;
cout << "Opening␣ s e r i a l ␣ port ␣" << sPort ;
cout << " , ␣baud␣ ra t e ␣" << uBaud << endl ;
s e r i a l . setTimeout ( posix_time : : seconds ( 1 ) ) ; //1 second t imeout
f_re s t ( 2 ) ;
cout << endl ;
}
catch ( boost : : system : : system_error& e )
{
cout << "Error : ␣" << e . what ( ) << endl ;
}
for ( int i = 0 ; i < uColumn ; i++)
{
for ( int j = 0 ; j < uRow ; j++)
{
cout << "−−>␣ Sta r t i ng ␣ f o r ␣Test ␣dot␣ ( " << i << " , " << j << " ) "
<< endl ;
s e r i a l . w r i t eS t r i n g ( " ?0000:0000\n" ) ;
cout << "Wait␣ f o r ␣5␣ seconds " << endl ;
f_re s t ( 5 ) ;
// loop f o r pin t e s t
cout << " pre s s ␣ ente r ␣ f o r ␣ the ␣next ␣ spot . " << endl ;
c in . get ( ) ;
cout << "−−>␣Go␣ to ␣ the ␣next ␣ p i x e l . . . " << endl ;
f_re s t ( 1 ) ;
}
}
s e r i a l . c l o s e ( ) ; // c l o s e s e r i a l por t
}
A.4 APiXC1Multipurpose firmware for ARDUINO DUE (SAM3X8E
ARM)
This firmware is written with the scope to program the enabling pattern of both chips, use
the internal FIFOs of APiXC1 and also configure the crosstalk coincidence.
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// S e r i a l baud ra t e : d e f a u l t va lue
// i n t baudrate = 9600;
int baudrate = 19200 ;
// D i g i t a l c on t r o l s i g n a l c on f i g u r a t i on
int TESTN = 49 ;
// Ve r t i c a l s h i f t r e g i s t e r s : s h i f t the a c t i v e row each c l o c k
int VSR_CK = 51 ;
int VSR2_CK = 45 ;
int VSR_RN = 53 ;
int FIFO_RN = 41 ;
int FIFO_SEL = 39 ;
int FIFO_TX = 37 ;
int MEM_RN = 35 ;
int EN_CK = 27 ;
int EN_RN = 25 ;
int EN_IN = 23 ;
// ou tpu t s
int FIFO_1 = 50 ;
int FIFO_2 = 48 ;
int FIFO_3 = 46 ;
int FIFO_4 = 44 ;
int FIFO_5 = 42 ;
int FIFO_6 = 40 ;
int FIFO_7 = 38 ;
int FIFO_8 = 36 ;
// SPAD enab l e mode : 1 : ROI, 2 : 2 SPADs, 3 : 2 rows
int mode ;
// Act ive p i x e l ROI (Region o f I n t e r e s t )
int col_min ;
int col_max ;
int row_min ;
int row_max ;
// In t e g r a t i on time in microseconds
int t i n t ;
// Run mode : 1 : continuous , 2 i n t e g r . + readout
int runmode ;
// Frame
int frame ;
#define ROWS 8
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#define COLUMNS 96
union Data {
unsigned int i [ROWS∗COLUMNS] ; // analog input array va lue
char s [ 4∗ROWS∗COLUMNS] ; // 4 by t e s f o r each i n t e g e r
} m;
St r ing i nS t r i n g = "" ; // s t r i n g to ho ld input
// Reads input s t r i n g , ended by \n charac t e r
int read_inStr ing ( ) {
i nS t r i n g = "" ;
bool eos = fa l se ;
while ( true ) {
// Read s e r i a l inpu t :
while ( S e r i a l . a v a i l a b l e ( ) ) {
int inChar = S e r i a l . read ( ) ;
i f ( i sD i g i t ( inChar ) ) {
i nS t r i n g += (char ) inChar ;
}
i f ( inChar == ’ \n ’ ) {
eos = true ;
break ;
}
}
i f ( eos ) {
return 1 ;
break ;
}
}
}
// Reads con f i g u r a t i on parameters from s e r i a l por t
void read_cfgparams ( ) {
//mode
int code = read_inStr ing ( ) ;
i f ( code == 1) {
mode = inS t r i n g . t o In t ( ) ;
} else {
mode = 1 ;
}
//col_min
code = read_inStr ing ( ) ;
i f ( code == 1) {
col_min = inS t r i n g . t o In t ( ) ;
} else {
col_min = 24 ;
}
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//col_max
code = read_inStr ing ( ) ;
i f ( code == 1) {
col_max = inS t r i n g . t o In t ( ) ;
} else {
col_max = 24 ;
}
//row_min
code = read_inStr ing ( ) ;
i f ( code == 1) {
row_min = inS t r i n g . t o In t ( ) ;
} else {
row_min = 8 ;
}
//row_max
code = read_inStr ing ( ) ;
i f ( code == 1) {
row_max = inS t r i n g . t o In t ( ) ;
} else {
row_max = 8 ;
}
// t i n t
code = read_inStr ing ( ) ;
i f ( code == 1) {
t i n t = inS t r i n g . t o In t ( ) ;
} else {
t i n t = 8 ;
}
//runmode
code = read_inStr ing ( ) ;
i f ( code == 1) {
runmode = inS t r i n g . t o In t ( ) ;
} else {
runmode = 1 ;
}
// frame
code = read_inStr ing ( ) ;
i f ( code == 1) {
frame = inS t r i n g . t o In t ( ) ;
} else {
frame = 100 ;
}
}
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// Sends con f i g u r a t i on message v ia s e r i a l por t
void send_cfgmsg ( ) {
S e r i a l . p r i n t ( " Se t t i ng ␣OK. ␣Mode : ␣" ) ;
S e r i a l . p r i n t (mode ) ;
S e r i a l . p r i n t ( "␣Columns : ␣" ) ;
S e r i a l . p r i n t ( col_min ) ;
S e r i a l . p r i n t ( "␣−␣" ) ;
S e r i a l . p r i n t ( col_max ) ;
S e r i a l . p r i n t ( "␣Rows : ␣" ) ;
S e r i a l . p r i n t ( row_min ) ;
S e r i a l . p r i n t ( "␣−␣" ) ;
S e r i a l . p r i n t (row_max ) ;
S e r i a l . p r i n t ( "␣Tint : ␣" ) ;
S e r i a l . p r i n t ( t i n t ) ;
S e r i a l . p r i n t ( "␣Runmode : ␣" ) ;
S e r i a l . p r i n t ( runmode ) ;
S e r i a l . p r i n t ( "␣Frame : ␣" ) ;
S e r i a l . p r i n t l n ( frame ) ;
}
// Conf igure enab l e r e g i s t e r − ROI (Region Of I n t e r e s t ) s e l e c t i o n
void EN_config_ROI ( ) {
// Disab l e a l l SPADs
d i g i t a lWr i t e (TESTN, LOW) ;
// VSR r e s e t
d i g i t a lWr i t e (VSR_RN, LOW) ;
d i g i t a lWr i t e (VSR_RN, HIGH) ;
// Loop on rows and columns
for ( int i =0; i < 16 ; i++){ // f o r row
// Goes to next l i n e
d i g i t a lWr i t e (VSR_CK, HIGH) ;
d i g i t a lWr i t e (VSR_CK, LOW) ;
// Resets the enab l e r e g i s t e r o f the curren t l i n e
d i g i t a lWr i t e (EN_RN, LOW) ;
d i g i t a lWr i t e (EN_RN, HIGH) ;
// Loads the enab l e reg . o f the curren t l i n e
for ( int j =0; j < 48 ; j++){ // f o r co l
i f ( ( i >= row_min) && ( i <= row_max)
&& ( j >= col_min ) && ( j <= col_max ) ) {
d i g i t a lWr i t e (EN_IN, HIGH) ;
d i g i t a lWr i t e (EN_CK, HIGH) ;
d i g i t a lWr i t e (EN_IN, LOW) ;
d i g i t a lWr i t e (EN_CK, LOW) ;
} else {
d i g i t a lWr i t e (EN_CK, HIGH) ;
d i g i t a lWr i t e (EN_CK, LOW) ;
}
} // f o r co l
} // f o r row
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// Enable a l l SPADs
d i g i t a lWr i t e (TESTN, HIGH) ;
}
// Conf igure enab l e r e g i s t e r − 2 SPAD s e l e c t i o n
void EN_config_2S ( ) {
// Disab l e a l l SPADs
d i g i t a lWr i t e (TESTN, LOW) ;
// VSR r e s e t
d i g i t a lWr i t e (VSR_RN, LOW) ;
d i g i t a lWr i t e (VSR_RN, HIGH) ;
// Loop on rows and columns
for ( int i =0; i < 16 ; i++){ // f o r row
// Goes to next l i n e
d i g i t a lWr i t e (VSR_CK, HIGH) ;
d i g i t a lWr i t e (VSR_CK, LOW) ;
// Resets the enab l e r e g i s t e r o f the curren t l i n e
d i g i t a lWr i t e (EN_RN, LOW) ;
d i g i t a lWr i t e (EN_RN, HIGH) ;
// Loads the enab l e reg . o f the curren t l i n e
for ( int j =0; j < 48 ; j++){ // f o r co l
i f ( ( ( i == row_min) && ( j == col_min ) )
| | ( ( i == row_max) && ( j == col_max ) ) ) {
d i g i t a lWr i t e (EN_IN, HIGH) ;
d i g i t a lWr i t e (EN_CK, HIGH) ;
d i g i t a lWr i t e (EN_IN, LOW) ;
d i g i t a lWr i t e (EN_CK, LOW) ;
} else {
d i g i t a lWr i t e (EN_CK, HIGH) ;
d i g i t a lWr i t e (EN_CK, LOW) ;
}
} // f o r co l
} // f o r row
// Enable a l l SPADs
d i g i t a lWr i t e (TESTN, HIGH) ;
}
// Conf igure enab l e r e g i s t e r − 2 rows s e l e c t i o n
void EN_config_2R ( ) {
// Disab l e a l l SPADs
d i g i t a lWr i t e (TESTN, LOW) ;
// VSR r e s e t
d i g i t a lWr i t e (VSR_RN, LOW) ;
d i g i t a lWr i t e (VSR_RN, HIGH) ;
// Loop on rows and columns
for ( int i =0; i < 16 ; i++){ // f o r row
// Goes to next l i n e
d i g i t a lWr i t e (VSR_CK, HIGH) ;
d i g i t a lWr i t e (VSR_CK, LOW) ;
// Resets the enab l e r e g i s t e r o f the curren t l i n e
d i g i t a lWr i t e (EN_RN, LOW) ;
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d i g i t a lWr i t e (EN_RN, HIGH) ;
// Loads the enab l e reg . o f the curren t l i n e
for ( int j =0; j < 48 ; j++){ // f o r co l
i f ( ( ( i == row_min) && ( j >= col_min ) && ( j <= col_max ) ) | |
( ( i == row_max) && ( j >= col_min ) && ( j <= col_max ) ) ) {
d i g i t a lWr i t e (EN_IN, HIGH) ;
d i g i t a lWr i t e (EN_CK, HIGH) ;
d i g i t a lWr i t e (EN_IN, LOW) ;
d i g i t a lWr i t e (EN_CK, LOW) ;
} else {
d i g i t a lWr i t e (EN_CK, HIGH) ;
d i g i t a lWr i t e (EN_CK, LOW) ;
}
} // f o r co l
} // f o r row
// Enable a l l SPADs
d i g i t a lWr i t e (TESTN, HIGH) ;
}
// S e l e c t s a c t i v e row and row2 f o r co inc idence
void VSR_goto( int row , int row2 ) {
// VSR r e s e t
d i g i t a lWr i t e (VSR_RN, LOW) ;
d i g i t a lWr i t e (VSR_RN, HIGH) ;
// sends n=row VSR c l o c k pu l s e s
for ( int i =0; i < ( row+1); i++){
d i g i t a lWr i t e (VSR_CK, HIGH) ;
d i g i t a lWr i t e (VSR_CK, LOW) ;
}
// sends n=row2 VSR2 c l o c k pu l s e s
for ( int i =0; i < ( row2+1); i++){
d i g i t a lWr i t e (VSR2_CK, HIGH) ;
d i g i t a lWr i t e (VSR2_CK, LOW) ;
}
}
// I n i t i a l i z e readout : r e s e t FIFO and memory
void init_RO () {
d i g i t a lWr i t e (FIFO_RN, LOW) ;
d i g i t a lWr i t e (FIFO_RN, HIGH) ;
d i g i t a lWr i t e (MEM_RN, LOW) ;
d i g i t a lWr i t e (MEM_RN, HIGH) ;
}
// In t e g r a t i on : o p t i o n a l l y i n c l ude a t e s t pu l s e
void i n t e g r a t e ( ) {
d i g i t a lWr i t e (TESTN, HIGH) ; // Ac t i v a t e s SPADs
delayMicroseconds ( t i n t ) ; // In t e g r a t i on time
}
// Transfer data from memories to output r e g i s t e r
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void data_TX() {
d i g i t a lWr i t e (FIFO_SEL, LOW) ; // Enables t r a n s f e r from memory
d i g i t a lWr i t e (FIFO_TX, HIGH) ; // Trans fers data
d i g i t a lWr i t e (FIFO_TX, LOW) ;
// Back to output r e g i s t e r t r a n s f e r c on f i g u r a t i on
d i g i t a lWr i t e (FIFO_SEL, HIGH) ;
d i g i t a lWr i t e (TESTN, LOW) ;
}
// Data output
void data_OUT( int ∗ l o ca l_f i f o_matr ix ) {
d i g i t a lWr i t e (MEM_RN, LOW) ; // Resets memory
d i g i t a lWr i t e (MEM_RN, HIGH) ; //
for ( int i =0; i < 96 ; i++){ // Data output c l o c k (48 x 2)
d i g i t a lWr i t e (FIFO_TX, HIGH) ;
d i g i t a lWr i t e (FIFO_TX, LOW) ;
i f ( i <48) {
loca l_f i f o_matr ix [0∗96 + i + 48 ] = d ig i t a lRead (FIFO_1 ) ;
l o ca l_f i f o_matr ix [1∗96 + i + 48 ] = d ig i t a lRead (FIFO_2 ) ;
l o ca l_f i f o_matr ix [2∗96 + i + 48 ] = d ig i t a lRead (FIFO_3 ) ;
l o ca l_f i f o_matr ix [3∗96 + i + 48 ] = d ig i t a lRead (FIFO_4 ) ;
l o ca l_f i f o_matr ix [4∗96 + i + 48 ] = d ig i t a lRead (FIFO_5 ) ;
l o ca l_f i f o_matr ix [5∗96 + i + 48 ] = d ig i t a lRead (FIFO_6 ) ;
l o ca l_f i f o_matr ix [6∗96 + i + 48 ] = d ig i t a lRead (FIFO_7 ) ;
l o ca l_f i f o_matr ix [7∗96 + i + 48 ] = d ig i t a lRead (FIFO_8 ) ;
} else {
loca l_f i f o_matr ix [0∗96 + i − 48 ] = d ig i ta lRead (FIFO_1 ) ;
l o ca l_f i f o_matr ix [1∗96 + i − 48 ] = d ig i ta lRead (FIFO_2 ) ;
l o ca l_f i f o_matr ix [2∗96 + i − 48 ] = d ig i ta lRead (FIFO_3 ) ;
l o ca l_f i f o_matr ix [3∗96 + i − 48 ] = d ig i ta lRead (FIFO_4 ) ;
l o ca l_f i f o_matr ix [4∗96 + i − 48 ] = d ig i ta lRead (FIFO_5 ) ;
l o ca l_f i f o_matr ix [5∗96 + i − 48 ] = d ig i ta lRead (FIFO_6 ) ;
l o ca l_f i f o_matr ix [6∗96 + i − 48 ] = d ig i ta lRead (FIFO_7 ) ;
l o ca l_f i f o_matr ix [7∗96 + i − 48 ] = d ig i ta lRead (FIFO_8 ) ;
}
// d i g i t a l a c q u i s i t i o n 8x96 c l o c k l i n e s
}
}
// Generates i n t e g r a t i o n + Read Out sequence
void gen_int_RO_sequence ( ) {
// i n i t i a l i z e the matrix
int row = 0 ;
int c o l = 0 ;
int l o ca l_f i f o_matr ix [ 9 6 ∗ 8 ] ;
init_RO ( ) ;
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// wh i l e ( t rue ) {
/∗
i f ( S e r i a l . a v a i l a b l e ( ) > 0) {
i n t code = read_inStr ing ( ) ;
i f ( code == 1) {
i f ( i nS t r i n g == "0") {
S e r i a l . p r i n t l n (" Generation terminated " ) ;
break ;
}
}
}
∗/
int n = 0 ;
while (n < frame ) {
i n t e g r a t e ( ) ;
data_TX ( ) ;
data_OUT( loca l_f i f o_matr ix ) ;
for ( row = 0 ; row < 8 ; ++row ) {
for ( c o l = 0 ; c o l < 96 ; ++co l ) {
m. i [ 96∗ row + co l ] += ∗( l o ca l_f i f o_matr ix + 96∗ row + co l ) ;
}
}
++n ;
}
// re turn return_matrix through s e r i a l
S e r i a l . wr i t e (m. s , 4∗ROWS∗COLUMNS) ;
S e r i a l . p r i n t l n ( "Generation ␣ terminated " ) ;
for ( row = 0 ; row < 8 ; ++row ) {
for ( c o l = 0 ; c o l < 96 ; ++co l ) {
m. i [ 96∗ row + co l ] = 0 ;
}
}
//}
}
// Free running SPADs ( f o r e x t e r na l readout )
void f ree_running ( ) {
d i g i t a lWr i t e (TESTN, HIGH) ; // enab l e SPADs
while ( true ) {
i f ( S e r i a l . a v a i l a b l e ( ) > 0) {
int code = read_inStr ing ( ) ;
i f ( code == 1) {
i f ( i nS t r i n g == "0" ) {
S e r i a l . p r i n t l n ( "Free ␣ running ␣ execut ion ␣ terminated " ) ;
d i g i t a lWr i t e (TESTN, LOW) ; // d i s a b l e SPADs
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break ;
}
}
}
de lay ( 1 ) ; // Do nothing , j u s t wai t
} // wh i l e
}
void setup ( ) {
pinMode (VSR_RN, OUTPUT) ;
pinMode (VSR_CK, OUTPUT) ;
pinMode (VSR2_CK, OUTPUT) ;
pinMode (TESTN, OUTPUT) ;
pinMode (FIFO_RN, OUTPUT) ;
pinMode (FIFO_SEL, OUTPUT) ;
pinMode (FIFO_TX, OUTPUT) ;
pinMode (MEM_RN, OUTPUT) ;
pinMode (EN_CK, OUTPUT) ;
pinMode (EN_RN, OUTPUT) ;
pinMode (EN_IN, OUTPUT) ;
pinMode (FIFO_1, INPUT) ;
pinMode (FIFO_2, INPUT) ;
pinMode (FIFO_3, INPUT) ;
pinMode (FIFO_4, INPUT) ;
pinMode (FIFO_5, INPUT) ;
pinMode (FIFO_6, INPUT) ;
pinMode (FIFO_7, INPUT) ;
pinMode (FIFO_8, INPUT) ;
// S i gna l i n i t i a l i z a t i o n
d i g i t a lWr i t e (VSR_RN, HIGH) ;
d i g i t a lWr i t e (VSR_CK, LOW) ;
d i g i t a lWr i t e (VSR2_CK, LOW) ;
d i g i t a lWr i t e (TESTN, LOW) ;
d i g i t a lWr i t e (FIFO_RN, HIGH) ;
d i g i t a lWr i t e (FIFO_SEL, HIGH) ;
d i g i t a lWr i t e (FIFO_TX, LOW) ;
d i g i t a lWr i t e (MEM_RN, HIGH) ;
d i g i t a lWr i t e (EN_CK, LOW) ;
d i g i t a lWr i t e (EN_RN, HIGH) ;
d i g i t a lWr i t e (EN_IN, LOW) ;
// Enable r e g i s t e r c on f i g u r a t i on
//EN_config_ROI ( ) ;
//EN_config_2S ( ) ;
// VSR i s po s i t i on ed on the row row_min
//VSR_goto(row_min , row_max ) ;
//VSR_goto(S1_row , S2_row ) ;
// s t a r t s e r i a l por t
S e r i a l . begin ( baudrate ) ;
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// S e r i a l . p r i n t l n (" S e r i a l e con f i gu ra t a " ) ;
delay ( 1 0 0 ) ;
}
void loop ( ) {
de lay ( 1 0 ) ;
// i f we ge t a v a l i d byte , read analog ins :
i f ( S e r i a l . a v a i l a b l e ( ) > 0) {
read_cfgparams ( ) ; // Reads con f i g . parameters from s e r i a l por t
send_cfgmsg ( ) ; // Sends f eedback message wi th con f i g . parameters
// Enable r e g i s t e r c on f i g u r a t i on
i f (mode == 1) {
EN_config_ROI ( ) ;
} else i f (mode == 2) {
EN_config_2S ( ) ;
} else i f (mode == 3) {
EN_config_2R ( ) ;
}
// VSR i s po s i t i on ed on the row row_min and VSR2 on the row row_max
VSR_goto(row_min , row_max ) ;
// S t a r t s readout sequence
// ( can be s topped by sending "0\n" on the s e r i a l por t )
delay ( 1 ) ;
i f ( runmode == 2) { // i n t e g r a t i o n + read out sequence
gen_int_RO_sequence ( ) ;
}
i f ( runmode == 1) { // Free running sequence
f ree_running ( ) ;
}
// s t op s and r e s t a r t s s e r i a l to c l e a r b u f f e r
delay ( 1 0 0 ) ;
S e r i a l . end ( ) ;
S e r i a l . begin ( baudrate ) ;
}
}
A.5 APiX Matrix Generator
This software, written in OCTAVE, is able to manage the ARDUINO DUE and two power
supplies, connected with GPIB-B to USB controller made by National Instruments. The initial-
ization of the external devices are written in 5 sources files, not included in this section.
A.5.1 Matrix generation with All-On algorithm
% Test ch ip APIX Sandwich − Ent ire Submatrix On
A.5. APIX MATRIX GENERATOR 77
%
% Set cont inuous running and measure count ra t e
% t r an s e r r i n g from Arduino the data conta ined in t o the i n t e r n a l
% memory o f each p i x e l
clear a l l
% Se r i a l por t i n i t i a l i z a t i o n ( arduino )
A = ARDUINO_init( ’COM3’ ) ;
% GPIB−USB por t i n i t i a l i z a t i o n ( Ag i l en t )
P_supply = POWERsupply_init ( ’ n i ’ , 0 , 1 4 ) ;
% GPIB−USB por t i n i t i a l i z a t i o n ( Ag i l en t )
P_bias = POWERbias_init ( ’ n i ’ , 0 , 1 3 ) ;
% Conf i gura t ion parameters va l u e s
p = s t r u c t ( ’ col_min ’ ,5 , ’ col_max ’ ,5 , ’ row_min ’ ,5 , ’row_max ’ , 5 , . . .
’mode ’ ,1 , ’ t i n t ’ ,1000 , ’ runmode ’ ,2 , ’ frame ’ , 1 00 ) ;
% mode (1 : ROI, 2 : 2 SPADS, 3 : 2 ROWS )
% t i n t I n t e g r a t i on time in microseconds
% runmode : 1 = cont inuous ; 2 = in t e g r + readout
Vn=−2; %Bypass the upper l im i t o f the s u p p l i e s
% Vmediano=18.29+Vn; %S1 breakdown (uncomment to use )
Vmediano=21.90+Vn; %S2 breakdown (uncomment to use )
VAPPL(P_bias , 0 ,Vn ) ;
clear c ;
clear M;
indx=1;
%row and column indexes ( e n t i r e S1 submatr ix s e l e c t e d )
a=0;
b=7;
c=0; %3 42
d=47; %5 44
% Nframe=50;
Nframe=50000;
for k = 1:21 %loop f o r the download
clear counts
clear Max
k
p . row_min = a+8;%+8;
p . row_max = b+8;%+8;
p . col_min = c ;
p . col_max = d ;
i f k == 1
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p . frame=5;
else
p . frame=Nframe ;
end
%Send parameters to ARDUINO
msg=CONFIG(A, p ) ;
%Print the sen t parameters
fpr intf (msg ) ;
%Supp l i e s parameters
Vex=Vmediano+2; %1V exce s s b i a s
VAPPL(P_bias , Vex ,Vn) ;
pause ( 0 . 1 ) ;
for y=1:768
Mtx=fread (A, 4 , ’ char ’ ) ;
counts ( y)=Mtx(1)+16^2∗Mtx(2)+16^4∗Mtx(3)+16^6∗Mtx ( 4 ) ;
%S1
% counts=Mtx(1)+16^2∗Mtx(2)+16^4∗Mtx(3)+16^6∗Mtx (4)
%S2
% counts (y , x)=Mtx (1 , x)+16^2∗Mtx (2 , x)+16^4∗Mtx (3 , x)+16^6∗Mtx (4 , x ) ; %S2
end
M( : , k)=counts ;
pause ( 0 . 1 ) ;
msg = fscanf (A) ;
fpr intf (msg ) ;
end % for k
%Count ra t e genera t ion
M_f=M( : , 2 : k ) ;
counts_sum=sum(M_f, k−1);
%Map genera tor
for y=1:16
for x=1:48
Mappa(y , x)=M(x+48∗(y−1) ,20) ;
Mappa(y , x)=counts_sum(x+48∗(y−1)) ;
end
end
% Mappa_ok=Mappa ( 1 : 8 , 1 : 4 8 ) ; %S1
Mappa_ok=Mappa ( 9 : 1 6 , 1 : 4 8 ) ; %S2
%Saving in t o a t e x t f i l e
save −a s c i i ’ f i le_name . txt ’ Mappa_ok ;
% Switch o f f g enera to r s and c l o s e GPIB communication
POWER_off(P_supply ) ;
POWER_off( P_bias ) ;
% Cleans b u f f e r and c l o s e s s e r i a l communication wi th Arduino
ARDUINO_off(A) ;
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A.5.2 Matrix generation with Single-On algorithm
clear a l l
i n s t r f i n d
% Se r i a l por t i n i t i a l i z a t i o n ( arduino )
A = ARDUINO_init( ’COM6’ ) ;
% GPIB−USB por t i n i t i a l i z a t i o n ( Ag i l en t ) a l imen ta to re per l a c u r c u i t e r i a
P_supply = POWERsupply_init ( ’ n i ’ , 0 , 1 4 ) ;
% GPIB−USB por t i n i t i a l i z a t i o n ( Ag i l en t ) a l imen ta to re per Vbias SPAD
P_bias = POWERbias_init ( ’ n i ’ , 0 , 2 0 ) ;
% Conf i gura t ion parameters va l u e s
p = s t r u c t ( ’ col_min ’ ,5 , ’ col_max ’ ,5 , ’ row_min ’ ,5 , ’row_max ’ , 5 , . . .
’mode ’ ,1 , ’ t i n t ’ ,10 , ’ runmode ’ ,2 , ’ frame ’ , 1 00 ) ;
% mode (1 : ROI, 2 : 2 SPADS, 3 : 2 ROWS )
% t i n t I n t e g r a t i on time in microseconds
% runmode : 1 = cont inuous ; 2 = in t e g r + readout
% i n i t i a l i z a t i o n Debug
% msg=CONFIG(A, p ) ;
% f p r i n t f (msg ) ;
Vn=−2; %Bypass supp ly l im i t
Vmediano=18.29+Vn; %Sandwich
% Vmediano=21.89+Vn; %S2
% Vmediano=17.88+Vn; %S1
VAPPL(P_bias , 0 ,Vn ) ;
clear c ;
clear M;
indx=1;
%i n i t matrix
M_f=zeros ( 7 68 , 2 ) ;
counts_sum=zeros ( 7 6 8 ) ;
Nframe=50000;
% Nframe=5;
for i =0:7 %FIFO s h i f t i n g c y c l e
for j =42:44 %23 42:44 3:5
for k = 1 :3 %Download from Arduino
clear counts
clear Max
k
p . row_min = i ;%+8;
p . row_max = i ;%+8;
p . col_min = j ;
p . col_max = j ;
i f k == 1
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p . frame=5;
else
p . frame=Nframe ;
end
%send parameters to Arduino
msg=CONFIG(A, p ) ;
%debug parameter
fpr intf (msg ) ;
Vex=Vmediano+3; %3V exce s s b i a s
VAPPL(P_bias , Vex ,Vn) ;
pause ( 0 . 1 ) ;
for y=1:768
Mtx=fread (A, 4 , ’ char ’ ) ;
counts ( y)=Mtx(1)+16^2∗Mtx(2)+16^4∗Mtx(3)+16^6∗Mtx ( 4 ) ;
%S1
% counts=Mtx(1)+16^2∗Mtx(2)+16^4∗Mtx(3)+16^6∗Mtx (4)
%S2
% counts (y , x)=Mtx (1 , x)+16^2∗Mtx (2 , x)+16^4∗Mtx (3 , x)+16^6∗Mtx (4 , x );%S2
end
M( : , k)=counts ;
pause ( 0 . 1 ) ;
msg = fscanf (A) ;
fpr intf (msg ) ;
end % for k
%count ra t e genera t ion
%S1
M_f=M( i ∗48+ j +1 ,2 :3 ) ;
counts_sum( i ∗48+ j+1)=sum(M_f, 2 ) ;
%S2
% M_f=M(( i+8)∗48+ j +1 ,2 :3) ;
% counts_sum (( i +8)∗48+ j+1)=sum(M_f, 2 ) ;
end
end
%Map genera t ion
for y=1:16
for x=1:48
Mappa(y , x)=counts_sum(x+48∗(y−1)) ;
end
end
Mappa_ok=Mappa ( 1 : 8 , 1 : 4 8 ) ;
% Mappa_ok=Mappa ( 9 : 1 6 , 1 : 4 8 ) ;
%save in t o a t e x t f i l e
save −a s c i i ’ f i le_name . txt ’ Mappa_ok ;
% Switch o f f g enera to r s and c l o s e GPIB communication
%POWER_off( P_supply ) ;
POWER_off( P_bias ) ;
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% Cleans b u f f e r and c l o s e s s e r i a l communication wi th Arduino
ARDUINO_off(A) ;
A.6 APiXC1 DC-Sweep software
This software program the supplies to generate automatically the V-Counts Sweep for a given
matrix pattern. Count rates are acquired by a NI-DAQ device in free-running mode.
% Se r i a l por t i n i t i a l i z a t i o n ( arduino )
A = ARDUINO_init( ’COM5’ ) ;
% GPIB−USB por t i n i t i a l i z a t i o n ( Ag i l en t )
P_supply = POWERsupply_init ( ’ n i ’ , 0 , 1 4 ) ;
% GPIB−USB por t i n i t i a l i z a t i o n ( Ag i l en t )
P_bias = POWERbias_init ( ’ n i ’ , 0 , 1 3 ) ;
%Counter i n i t i a l i z a t i o n
i f ~exist ( ’ sdaq ’ )
sdaq = NI_Count_init ( ) ;
end
% Conf i gura t ion parameters va l u e s
p = s t r u c t ( ’ col_min ’ ,13 , ’ col_max ’ ,13 , ’ row_min ’ ,8 , ’row_max ’ , 8 , . . .
’mode ’ ,2 , ’ t i n t ’ ,10 , ’ runmode ’ , 1 ) ;
% mode (1 : ROI, 2 : 2 SPADS, 3 : 2 ROWS )
% t i n t I n t e g r a t i on time in microseconds
% runmode : 1 = cont inuous ; 2 = in t e g r + readout
% msg=CONFIG(A, p ) ;
% f p r i n t f (msg ) ;
% Main loop − v o l t a g e sweep and count a c q u i s i t i o n
%
% % %Vsteps submatr ix 1
Vstart = 16 . 2 7 ; %15.00
Vstop = 16 . 4 7 ; %17.00
deltaV = 0 . 0 1 ; %0.01
Vn=−2; %Bypass s u p p l i e s l im i t
VAPPL(P_bias , 0 ,Vn ) ;
% %Vsteps submatr ix 2
% Vstar t = 20 .10 ; %Vstar t = 20 .00 ;
% Vstop = 20 .90 ; %Vstop = 21 .00 ;
% del taV = 0 . 1 ; %del taV = 0 .01 ;
Vsteps = (Vstop − Vstart )/ deltaV + 1 ;
clear c ;
V = [ ] ;
f igure ( 1 ) ;
clear M;
indx=1;
for i = 0 :0%7 % row
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for j = 19 :47%19:47 % column
p . row_min = i ;%+8;
p . row_max = i ;%+8;
p . col_min = j ;
p . col_max = j ;
msg=CONFIG(A, p ) ;
fpr intf (msg ) ;
for k = 1 : Vsteps
V(k ) = Vstart + (k−1)∗deltaV ;
VAPPL(P_bias ,V(k ) ,Vn ) ;
pause ( 0 . 1 ) ;
[ counts , dt ] = NI_Count_edges ( sdaq , 1000 ) ;
fpr intf ( ’ Voltage : ␣%5.2 f , ␣Counts : ␣%d , ␣ time␣%d\n ’ , V(k)−Vn, counts , dt ) ;
c ( k ) = counts /dt ∗1000 ;
%p l o t (V, c ) ;
%data genera t ion
M(1 ,1)=0;
M(1 ,2)=0;
M(1 , k+2)=V(k)−Vn;
M( indx+1,1)= i +1;
M( indx+1,2)= j +1;
M( indx+1,k+2) = counts ;
end % for k
semilogy (V, c ) ;
hold on
indx=indx+1;
fpr intf (A, ’ 0 ’ ) ; % sends terminat ion key
% Reads conf i rmat ion message from system
pause ( 0 . 1 ) ;
msg = fscanf (A) ;
fpr intf (msg ) ;
end % for j
end % for i
save −a s c i i ’V_Sweep . txt ’ M;
% Switch o f f g enera to r s and c l o s e GPIB communication
POWER_off(P_supply ) ;
POWER_off( P_bias ) ;
% Cleans b u f f e r and c l o s e s s e r i a l communication wi th Arduino
ARDUINO_off(A) ;
A.7 APiXC1 Crosstalk DAQ software (NI-DAQ external counter)
% Se r i a l por t i n i t i a l i z a t i o n ( arduino )
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A = ARDUINO_init( ’COM5’ ) ;
% GPIB−USB por t i n i t i a l i z a t i o n ( Ag i l en t )
P_supply = POWERsupply_init ( ’ n i ’ , 0 , 1 4 ) ;
% GPIB−USB por t i n i t i a l i z a t i o n ( Ag i l en t )
P_bias = POWERbias_init ( ’ n i ’ , 0 , 1 3 ) ;
%Counter i n i t i a l i z a t i o n
i f ~exist ( ’ sdaq ’ )
sdaq = NI_Count_init ( ) ;
end
% Conf i gura t ion parameters va l u e s
p = s t r u c t ( ’ col_min ’ ,13 , ’ col_max ’ ,13 , ’ row_min ’ ,8 , ’row_max ’ , 8 , . . .
’mode ’ ,2 , ’ t i n t ’ ,10 , ’ runmode ’ , 1 ) ;
% mode (1 : ROI, 2 : 2 SPADS, 3 : 2 ROWS )
% t i n t I n t e g r a t i on time in microseconds
% runmode : 1 = cont inuous ; 2 = in t e g r + readout
%msg=CONFIG(A, p ) ;
%f p r i n t f (msg ) ;
Vn=−2; %supp ly l im i t bypass
Vmediano=21.84+Vn;
VAPPL(P_bias , 0 ,Vn ) ;
clear c ;
clear M;
indx=1;
%emi t t e r p i x e l
row=11;
c o l =1;
for k=1:3 %measure r e p e t i t i o n
k
for i =8:10 %S2
for j = 0 :23 %23 Se l e z i ono solamente i p i x e l grandi
%Emitter DCR
p . row_max=row ;
p . col_max=co l ;
p . row_min=row ;
p . col_min=co l ;
msg=CONFIG(A, p ) ;
fpr intf (msg ) ;
Vex=Vmediano+3; %3V exce s s b i a s
VAPPL(P_bias , Vex ,Vn) ;
pause ( 0 . 1 ) ;
[ counts , dt ] = NI_Count_edges ( sdaq , 1000 ) ;
fpr intf ( ’ Voltage : ␣%5.2 f , ␣Counts : ␣%d , ␣ time␣%d\n ’ , Vex−Vn, counts , dt ) ;
c=counts /dt ∗1000 ;
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M(1 ,1)=0;
M(1 ,2)=0;
%data genera t ion
M(1 ,3)=Vex−Vn;
M( indx+1,1)= i +1;
M( indx+1,2)= j +1;
M( indx+1 ,3) = counts ;
fpr intf (A, ’ 0 ’ ) ; % sends terminat ion key
% Reads conf i rmat ion message from system
pause ( 0 . 1 ) ;
msg = fscanf (A) ;
fpr intf (msg ) ;
%Reve la tor DCR
p . row_max=i ;
p . col_max=j ;
p . row_min=i ;
p . col_min=j ;
msg=CONFIG(A, p ) ;
fpr intf (msg ) ;
Vex=Vmediano+3; %3V exce s s b i a s
VAPPL(P_bias , Vex ,Vn) ;
pause ( 0 . 1 ) ;
[ counts , dt ] = NI_Count_edges ( sdaq , 1000 ) ;
fpr intf ( ’ Voltage : ␣%5.2 f , ␣Counts : ␣%d , ␣ time␣%d\n ’ , Vex−Vn, counts , dt ) ;
c=counts /dt ∗1000 ;
M( indx+1 ,4) = counts ;
fpr intf (A, ’ 0 ’ ) ; % sends terminat ion key
% Reads conf i rmat ion message from system
pause ( 0 . 1 ) ;
msg = fscanf (A) ;
fpr intf (msg ) ;
%Coincidence ra t e
p . row_max=row ;
p . col_max=co l ;
p . row_min=i ;
p . col_min=j ;
msg=CONFIG(A, p ) ;
fpr intf (msg ) ;
Vex=Vmediano+3; %3V exce s s b i a s
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VAPPL(P_bias , Vex ,Vn) ;
pause ( 0 . 1 ) ;
[ counts , dt ] = NI_Count_edges ( sdaq , 100000) ;
fpr intf ( ’ Voltage : ␣%5.2 f , ␣Counts : ␣%d , ␣ time␣%d\n ’ , Vex−Vn, counts , dt ) ;
c=counts /dt ∗1000 ;
M( indx+1 ,5) = counts ;
indx=indx+1;
fpr intf (A, ’ 0 ’ ) ; % sends terminat ion key
% Reads conf i rmat ion message from system
pause ( 0 . 1 ) ;
msg = fscanf (A) ;
fpr intf (msg ) ;
end % for j
end % for i
for i =12:15
for j = 0 :23
% DCR emi t t e r
p . row_max=row ;
p . col_max=co l ;
p . row_min=row ;
p . col_min=co l ;
msg=CONFIG(A, p ) ;
fpr intf (msg ) ;
Vex=Vmediano+3; %3V exce s s b i a s
VAPPL(P_bias , Vex ,Vn) ;
pause ( 0 . 1 ) ;
[ counts , dt ] = NI_Count_edges ( sdaq , 1000 ) ;
fpr intf ( ’ Voltage : ␣%5.2 f , ␣Counts : ␣%d , ␣ time␣%d\n ’ , Vex−Vn, counts , dt ) ;
c=counts /dt ∗1000 ;
M(1 ,1)=0;
M(1 ,2)=0;
M(1 ,3)=Vex−Vn;
M( indx+1,1)= i +1;
M( indx+1,2)= j +1;
M( indx+1 ,3) = counts ;
fpr intf (A, ’ 0 ’ ) ; % sends terminat ion key
% Reads conf i rmat ion message from system
pause ( 0 . 1 ) ;
msg = fscanf (A) ;
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fpr intf (msg ) ;
%DCR r e v e l a t o r
p . row_max=i ;
p . col_max=j ;
p . row_min=i ;
p . col_min=j ;
msg=CONFIG(A, p ) ;
fpr intf (msg ) ;
Vex=Vmediano+3; %3V exce s s b i a s
VAPPL(P_bias , Vex ,Vn) ;
pause ( 0 . 1 ) ;
[ counts , dt ] = NI_Count_edges ( sdaq , 1000 ) ;
fpr intf ( ’ Voltage : ␣%5.2 f , ␣Counts : ␣%d , ␣ time␣%d\n ’ , Vex−Vn, counts , dt ) ;
c=counts /dt ∗1000 ;
M( indx+1 ,4) = counts ;
fpr intf (A, ’ 0 ’ ) ; % sends terminat ion key
% Reads conf i rmat ion message from system
pause ( 0 . 1 ) ;
msg = fscanf (A) ;
fpr intf (msg ) ;
%Coincidence measure
p . row_max=row ;
p . col_max=co l ;
p . row_min=i ;
p . col_min=j ;
msg=CONFIG(A, p ) ;
fpr intf (msg ) ;
Vex=Vmediano+3; %3V exce s s b i a s
VAPPL(P_bias , Vex ,Vn) ;
pause ( 0 . 1 ) ;
[ counts , dt ] = NI_Count_edges ( sdaq , 100000) ;
fpr intf ( ’ Voltage : ␣%5.2 f , ␣Counts : ␣%d , ␣ time␣%d\n ’ , Vex−Vn, counts , dt ) ;
c=counts /dt ∗1000 ;
M( indx+1 ,5) = counts ;
indx=indx+1;
fpr intf (A, ’ 0 ’ ) ; % sends terminat ion key
% Reads conf i rmat ion message from system
pause ( 0 . 1 ) ;
msg = fscanf (A) ;
fpr intf (msg ) ;
end % for j
end % for i
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end % end k
save −a s c i i ’T25_Chip1_Sub2_K_Row4_Col2 . txt ’ M;
% Switch o f f g enera to r s and c l o s e GPIB communication
POWER_off(P_supply ) ;
POWER_off( P_bias ) ;
% Cleans b u f f e r and c l o s e s s e r i a l communication wi th Arduino
ARDUINO_off(A) ;
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Appendix B
Simulations with PENELOPE
To simulate the rate of electron-events and the geometrical acceptance of our detector the
PENELOPE software was used.
PENELOPE was developed by Salvat F., Fernández-Varea J. M. e Sempau J. in Fortran 77
and distributed by Nuclear Energy Agency. This software simulates the transport of electrons,
positrons and photons in various geometries and materials. At the and, the software tracks the
trajectory of every incident particle, with a related spectra. For electrons, the software analyze
three events:
• elastic scattering;
• inelastic scattering;
• Bremsstrahlung emission.
For every process the cross section is given by associated tables or analytical results.
The utilized cross-sections are precise for the high part of simulations. For this reason, the
software gives a good sampling of random particles interactions. Although, an high number of
electrons and particles gives an high computational cost, because the high number of interactions
of fast electrons. This problem can be solved using a mixed-system of simulations for particle
tracking: strong events, characterized by polar deflection θ and W energy loss higher than
default thresholds θc and Wc, are analyzed better; and soft events, where θ < θc and W < Wc,
are condensed. In this way the computation time is reduced rapidly if threshold values are
increased. Threshold values are set by the user.
However, strong events determinate the trajectory of the particles. A mixed simulation is more
convenient than a total condensed one, because it permits a better study of traces near interfaces
and a reduction of imposed parameters[2].
Now a brief parenthesis of analyzed processes and the general algorithm of PENELOPE is
presented, then results of this simulation are exposed.
B.1 Interaction modelling
B.1.1 Elastic scattering.
In an elastic scattering, initial and final quantum numbers of the target atoms are the same.
In most of this cases the atom stays in a fundamental state.
Generally elastic scattering process determinate angular deviation of trajectory. We can note
that the recoil of the target atom is approximately null, because the atom’s mass (' 3600me) is
much bigger than the mass of the incident electron.
Same as Chapter 1, the electron density ρc(~r) is calculated using Hartree-Fock approximation,
assuming that if an atomic orbital is fully occupied, the distribution is spherical. Open shells
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are approximated using a mean distribution on the various direction. In this way the electron
distribution of open shell is assumed spherical. The nuclei finite component of distribution, is
obtained using the Fermi distribution:
ρn(r) =
ρ0
exp[(r −Rn)(4ln3/t)] + 1 , (B.1)
where Rn = 1.07×10−15A1/3m, A the atomic mass and t is the surface’s thickness. The surface’s
thickness is defined as the distance necessary to reduce ρn from 90 to 10% of his central value
(t = 2.4× 10−15m). The parameter ρ0 is given by charge distribution normalization:
Z = 4pi
∫ ∞
0
ρn(r)r
2dr. (B.2)
The electrostatic potential generated by the target is given by:
φ(r) = 4pie
[
1
r
∫ r
0
ρn(r
′)r′2dr′ +
∫ ∞
r
ρn(r
′)r′dr′
]
−4pie
[
1
r
∫ r
0
ρe(r
′)r′2dr′ +
∫ ∞
r
ρe(r
′)r′dr′
]
. (B.3)
If the field is static, the cross section can be obtained using quantum field theory principles,
using the sum of the previous potential and the Hartree-Fock’s exchange one. The final result is
similar than that processes analyzed in the introduction chapter (see [19] and [1]).
B.1.2 Inelastic scattering.
Inelastic processes are the main cause of the energy loss by the electrons, in particular at
low energies. For an amorphous material, for example atom or molecules without a privileged
orientation, the differential cross section is independent by azimuthal angle. For this reason, the
kickback energy Q is easier to use:
Q(Q+ 2mec
2) = (cq)2, (B.4)
where q is the transferred Mandelstam’s momentum. In Coulomb gauge and using Born approx-
imation, the differential cross section of energy loss W is:
d2σin
dWdQ
=
2pie4
meβ2c2
(
2mec
2
WQ(Q+ 2mec2)
+
β2 sin2 θrW2mec
2
[Q(Q+ 2mec2)−W 2]
)
df(Q,W )
dW
, (B.5)
where θr is the angle between initial bullet momentum p and transferred momentum q:
sin2 θr = 1− W
2/β2
Q(Q+ 2mec2)
(
1 +
Q(Q+ 2mec
2)
2W (E +mec2)
)2
. (B.6)
The term df(Q,W )/dW is the generalized force of the harmonic oscillator (GOS). GOS can
determinate the effects of the inelastic scattering on the incident particle, according to the ap-
proximation. Analytic forms of GOS are available only for simplest interactions, than simulations
are useful to determinate the property of GOS on Bethe’s surfaces1.
1The Bethe’s surface are particular solutions of GOS on the plane (Q,W ).
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B.1.3 Bremsstrahlung emission.
This phenomena consist in a photon, with energy W , emitted by an electron, with an initial
energy E, restrained or accelerated by an electrostatic field. The model of differential cross
section for this process, related to an electron into a field generated by an atom with Z as
atomic number and R shielding radius, is given by the Bethe-Heitler formula:
dσbr
dW
= r2eαZ(Z + η)
1
W
[
2φ1(b) +
4
3
(1− )φ2(b)
]
, (B.7)
where α is the fine structure constant, re is the classic electron radius and:
 = W
E+mec2
= W
γmec2
,
b = Rmec2γ~

1− ,
φ1(b) = 4 ln(Rmec/~) + 2− 2 ln(1 + b2)− 4b arctan(1/b),
φ2(b) = 4 ln(Rmec/~) + 73 − 2 ln(1 + b2)− 6b arctan(1/b)
−b2[4− 4b arctan(1/b)− 3 ln(1 + b−2)].
The parameter η represent the radiation production in the atomic electrons’ field. In the high
energy limit η ' 1, 2.
The equation B.7 is valid only if the electron energy and the energy of emitted photon are
too much higher then the mass of the electron mec2,but, fortunately, is useful in the highest part
of the application of this phenomenon.
In the simulations, generally the energy loss W is sampled by the variable distributions,
obtained by the integration of the cross section. In this way, angular distributions are lost, and
they are must recovered with diverse approximations.
B.2 The algorithm
PENELOPE simulates the electronic transport, or shower, using various subroutines. The
result is that a series of tracks characterized by segments of free-flights. In the end electrons
interact with the material. The maximum step is set by the user for each material. In figure B.1
the flow chart of PENELOPE algorithm is shown 2.
Let focus on some subroutines, referring figure B.1 :
PEINIT configurations and characteristic of materials are read. Also, relevant scattering and energy
quantities are evaluated and given by an output table;
GEOMIN reads geometry configuration, written in a new file by the user, evaluates volumes with
quadrics and associates their material;
LOCATE finds the volume where the particle is positioned;
CLEANS initializes the stack of secondary particles, if they are present;
START forces the next event to be soft. This function is invoked when a new trace is created and
when a particle walks through an interface;
JUMP determinate the trace’s segment length until the next event. To simplify the computation,
the function inserts ghost traces, which maintains the physical state of real particles;
2For a complete documentation of PENELOPE, see [19] and Appendix 1 of [2]
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Figure B.1: PENELOPE Flow Chart.
STEP advances particles with distances calculated using the previous function, from (X,Y,Z) with
the direction (U,V,W) in the laboratory rest-frame. If a particle walks trough a void region
(MAT=0), it comes closer an other body present in the same region. If a particle walks
trough a non void region, the particle is stopped.
KNOCK simulates an interaction and calculates new director cosins and the final energy. If presents,
initial states of secondary particles are saved.
SECPAR set the initial state of eventual secondary particles and erase the respective stack.
For every interaction, the software verify that the average angular deflections and energy losses
are higher than threshold values set by the user initially, to recognize soft and hard events.
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